QUAD DIFFERENTIAL AND/NAND

The MC10E404/100E404 is a 4-bit differential AND/NAND device. The differential operation of the device makes it ideal for pulse shaping applications where duty cycle skew is critical. Special design techniques were incorporated to minimize the skew between the upper and lower level gate inputs. T

文件：108.26 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體

QUINT DIFFERENTIAL LINE RECEIVER

Description The MC10E416/100E416 is a 5-bit differential line receiving device. The 2.0 GHz of bandwidth provided by the high frequency outputs makes the device ideal for buffering of very high speed oscillators. The design incorporates two stages of gain, internal to the device, making it an ex

文件：108.95 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體

3-BIT DIFFERENTIAL FLIP-FLOP

Description The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output. The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

文件：109.58 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體

3-BIT DIFFERENTIAL FLIP-FLOP

Description The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output. The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

文件：109.58 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體

3-BIT DIFFERENTIAL FLIP-FLOP

Description The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output. The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

文件：109.58 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體

4-BIT SERIAL/ PARALLEL CONVERTER

Description The MC10/100E445 is an integrated 4-bit serial to parallel data converter. The device is designed to operate for NRZ data rates of up to 2.0 Gb/s. The chip generates a divide by 4 and a divide by 8 clock for both 4-bit conversion and a two chip 8-bit conversion function. The conversio

文件：100.25 Kbytes 頁數(shù)：8 Pages

ONSEMI

安森美半導體

4-BIT PARALLEL/ SERIAL CONVERTER

Description The MC10E/100E446 is an integrated 4-bit parallel to serial data converter. The device is designed to operate for NRZ data rates of up to 1.3 Gb/s. The chip generates a divide by 4 and a divide by 8 clock for both 4-bit conversion and a two chip 8-bit conversion function. The conversi

文件：125.51 Kbytes 頁數(shù)：6 Pages

ONSEMI

安森美半導體

6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK

Description The MC10E/100E451 contains six D?type flip?flops with single?ended outputs and differential data inputs. The common clock input is also differential. The registers are triggered by a positive transition of the positive clock (CLK) input. Features ? Differential Inputs: Data and

文件：112.88 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體

6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK

Description The MC10E/100E451 contains six D?type flip?flops with single?ended outputs and differential data inputs. The common clock input is also differential. The registers are triggered by a positive transition of the positive clock (CLK) input. Features ? Differential Inputs: Data and

文件：112.88 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體

5-BIT DIFFERENTIAL REGISTER

Description The MC10E/100E452 is a 5-bit differential register with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs g

文件：111.62 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導體