QUINT DIFFERENTIAL LINE RECEIVER

Description The MC10E/100E116 is a quint differential line receiver with emitter-follower outputs. For applications which require bandwidths greater than that of the E116, the E416 device may be of interest. Active current sources plus a deep collector feature of the MOSAIC III process provide t

文件：108 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

9-BIT BUFFER

Description The MC10E/100E122 is a 9-bit buffer. The device contains nine non-inverting buffer gates. The 100 Series contains temperature compensation. Features ? 500 ps Max. Propagation Delay ? PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V ? NECL Mode Operating Range: VCC =

文件：94.29 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

4-BIT D FLIP-FLOP

Description The MC10E/100E131 is a quad master-slave D-type flip-flop with differential outputs. Each flip-flop may be clocked separately by holding Common Clock (CC) LOW and using the Clock Enable (CE) inputs for clocking. Common clocking is achieved by holding the CE inputs LOW and using CC to

文件：104.62 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

6-BIT UNIVERSAL UP/DOWN COUNTER

Description The MC10E/100E136 is a 6-bit synchronous, presettable, cascadable universal counter. The device generates a look-ahead-carry output and accepts a look-ahead-carry input. These two features allow for the cascading of multiple E136’s for wider bit width counters that operate at very nea

文件：172.06 Kbytes 頁(yè)數(shù)：9 Pages

ONSEMI

安森美半導(dǎo)體

8-BIT RIPPLE COUNTER

Description The MC10E/100E137 is a very high speed binary ripple counter. The two least significant bits were designed with very fast edge rates while the more significant bits maintain standard ECLinPS? output edge rates. This allows the counter to operate at very high frequencies while maintain

文件：117.44 Kbytes 頁(yè)數(shù)：5 Pages

ONSEMI

安森美半導(dǎo)體

8-BIT SHIFT REGISTER

Description The MC10E/100E141 is an 8-bit full-function shift register. The E141 performs serial/parallel in and serial/parallel out, shifting in either direction. The eight inputs D0 ? D7 accept parallel input data, while DL/DR accept serial input data for left/right shifting. The Qn outputs do

文件：111.42 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

9-BIT SHIFT REGISTER

Description The MC10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0 ? D8 accept parallel input data, while S-IN accepts serial input data. The Qn output

文件：109.05 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

9-BIT HOLD REGISTER

Description The MC10E/100E143 is a 9-bit holding register, designed with byte-parity applications in mind. The E143 holds current data or loads new data, with the nine inputs D0 ? D8 accepting parallel input data. The SEL (Select) input pin is used to switch between the two modes of operation ?

文件：108.12 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

6-BIT D LATCH

Description The MC10E/100E150 contains six D-type latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent and input data transitions propagate through to the output. A logic HIGH on either LEN1 or LEN2 (or both) latches the data. The Master Reset

文件：103.16 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

6-BIT D REGISTER

Description The MC10E/100E151 contains 6 D-type, edge-triggered, master-slave flip-flops with differential outputs. Data enters the master when both CLK1 and CLK2 are LOW, and is transferred to the slave when CLK1 or CLK2 (or both) go HIGH. The asynchronous Master Reset (MR) makes all Q outputs g

文件：104.16 Kbytes 頁(yè)數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體