2-BIT 8:1 MULTIPLEXER

Description The MC10E/100E163 contains two 8:1 multiplexers with differential outputs and common select inputs. The select inputs (SEL0, 1, 2) control which one of the eight data inputs (A0 ? A7, B0 ? B7) is propagated to the output. The 100 Series contains temperature compensation. Features ?

文件：102.02 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

16:1 MULTIPLEXER

Description The MC10E/100E164 is a 16:1 multiplexer with a differential output. The select inputs (SEL0, 1, 2, 3 ) control which one of the sixteen data inputs (A0 ? A15) is propagated to the output. Special attention to the design layout results in a typical skew between the 16 inputs of only 5

文件：98.28 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

9-BIT MAGNITUDE COMPARATOR

Description The MC10E/100E166 is a 9-bit magnitude comparator which compares the binary value of two 9-bit words and indicates whether one word is greater than, or equal to, the other. The 100 Series contains temperature compensation Features ? 1100 ps Max. A = B ? PECL Mode Operating Range:

文件：97.07 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

6-BIT 2:1 MUX-REGISTER

Description The MC10E/100E167 contains six 2:1 multiplexers followed by D flip-flops with single-ended outputs. Input data are selected by the Select control, SEL. The selected data are transferred to the flip-flop outputs by a positive edge on CLK1 or CLK2 (or both). A HIGH on the Master Reset (

文件：105.97 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

3-BIT 4:1 MULTIPLEXER

Description The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 MUX pairs (see logic symbol). The three Select inputs control which one of the four data inputs in each case is propagated to the corresponding output

文件：101.37 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

9-BIT LATCH WITH PARITY

Description The MC10E/100E175 is a 9-bit latch. It also features a tenth latched output, ODDPAR, which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH). The E175 can also be used to generate byte parity by using D8 as the parity-type se

文件：106.2 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

ERROR DETECTION/ CORRECTION CIRCUIT

The MC10E/100E193 is an error detection and correction (EDAC) circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives the parity of the whole word. The word parity is also provided at the PGEN pin, after Odd/Even

文件：108.75 Kbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

PROGRAMMABLE DELAY CHIP

Description The MC10E/100E195 is a programmable delay chip (PDC) designed primarily for clock de-skewing and timing adjustment. It provides variable delay of a differential ECL input transition. The delay section consists of a chain of gates organized as shown in the logic symbol. The first two

文件：88.7 Kbytes 頁數(shù)：5 Pages

ONSEMI

安森美半導(dǎo)體

PROGRAMMABLE DELAY CHIP

Description The MC10E/100E196 is a programmable delay chip (PDC) designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay adjust organized as shown in the logic symbol. The first two delay elem

文件：148.6 Kbytes 頁數(shù)：7 Pages

ONSEMI

安森美半導(dǎo)體

5V ECL Dual 1:4, 1:5 Differential Fanout Buffer

Low Voltage Dual 1:4, 1:5 Differential Fanout Buffer ECL/PECL Compatible The MC100LVE210 is a low voltage, low skew dual differential ECL fanout buffer designed with clock distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features f

文件：64.9 Kbytes 頁數(shù)：8 Pages

ONSEMI

安森美半導(dǎo)體