<strong id="5lvfi"><dl id="5lvfi"></dl></strong>

      • <tfoot id="5lvfi"><menuitem id="5lvfi"></menuitem></tfoot>
        <th id="5lvfi"><progress id="5lvfi"></progress></th>
          <strong id="5lvfi"><form id="5lvfi"></form></strong>
          <strong id="5lvfi"><form id="5lvfi"></form></strong>
        1. <del id="5lvfi"></del>

          首頁(yè) >HD74LS27>規(guī)格書(shū)列表

          型號(hào)下載 訂購(gòu)功能描述制造商 上傳企業(yè)LOGO

          HD74LS27

          Triple 3-input Positive NOR Gates

          Triple 3-input Positive NOR Gates

          文件:44.17 Kbytes 頁(yè)數(shù):5 Pages

          HITACHIHitachi Semiconductor

          日立日立公司

          HD74LS27

          Triple 3-input Positive NOR Gates

          Triple 3-input Positive NOR Gates

          文件:56.27 Kbytes 頁(yè)數(shù):5 Pages

          RENESAS

          瑞薩

          HD74LS27

          Ouadruple 2-input Positive NAND Gates

          文件:6.85482 Mbytes 頁(yè)數(shù):273 Pages

          HITACHIHitachi Semiconductor

          日立日立公司

          HD74LS27

          Triple 3-input Positive NOR Gates

          Triple 3-input Positive NOR Gates

          Renesas

          瑞薩

          HD74LS27

          Triple 3-input Positive NOR Gates

          HITACHI

          日立

          HD74LS273

          Octal D-type Positive-edge-triggered Flip-Flops (with Clear)

          The HD74LS273, positive-edge-triggered flip-flops utilize LS TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the cl

          文件:98.24 Kbytes 頁(yè)數(shù):7 Pages

          RENESAS

          瑞薩

          HD74LS273

          Octal D-type Positive-edge-triggered Flip-Flops(with Clear)

          ● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

          文件:73.61 Kbytes 頁(yè)數(shù):6 Pages

          HITACHIHitachi Semiconductor

          日立日立公司

          HD74LS273FPEL

          Octal D-type Positive-edge-triggered Flip-Flops (with Clear)

          The HD74LS273, positive-edge-triggered flip-flops utilize LS TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the cl

          文件:98.24 Kbytes 頁(yè)數(shù):7 Pages

          RENESAS

          瑞薩

          HD74LS273P

          Octal D-type Positive-edge-triggered Flip-Flops (with Clear)

          The HD74LS273, positive-edge-triggered flip-flops utilize LS TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the cl

          文件:98.24 Kbytes 頁(yè)數(shù):7 Pages

          RENESAS

          瑞薩

          HD74LS273RPEL

          Octal D-type Positive-edge-triggered Flip-Flops (with Clear)

          The HD74LS273, positive-edge-triggered flip-flops utilize LS TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the cl

          文件:98.24 Kbytes 頁(yè)數(shù):7 Pages

          RENESAS

          瑞薩

          技術(shù)參數(shù)

          • Family.:

            HD74LS Series

          • Function Gr1:

            Latch/Flip-Flop/Register

          • Function Gr2:

            D type FlipFlop

          • Function:

            Octal D-type Edge-triggered Flip-Flops with Clear

          • Number of Channel:

            8

          • Topa[Tjopa] (degC) min.:

            -20

          • Topa[Tjopa] (degC) max.:

            75

          • Vcc (V) min.:

            4.75

          • Vcc (V) max.:

            5.25

          • Iout (mA):

            -0.4/+8

          • Propagation Delay (ns) max.:

            27

          • Package Type:

            SOP

          • Production Status:

            Non-promotion

          供應(yīng)商型號(hào)品牌批號(hào)封裝庫(kù)存備注價(jià)格
          HIT
          24+
          PDIP
          689
          詢價(jià)
          HITACH
          25+
          DIP
          3200
          全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷售
          詢價(jià)
          HITACHI/日立
          QQ咨詢
          CDIP
          858
          全新原裝 研究所指定供貨商
          詢價(jià)
          HITACHI
          2450+
          CDIP
          6540
          只做原廠原裝正品現(xiàn)貨或訂貨!終端工廠可以申請(qǐng)樣品!
          詢價(jià)
          Renesas
          13+
          DIP20P
          31158
          原裝分銷
          詢價(jià)
          RENESAS
          2016+
          SOP-20
          3000
          只做原裝,假一罰十,公司可開(kāi)17%增值稅發(fā)票!
          詢價(jià)
          HIT
          23+
          SOP
          7000
          絕對(duì)全新原裝!100%保質(zhì)量特價(jià)!請(qǐng)放心訂購(gòu)!
          詢價(jià)
          HIT
          16+
          DIP
          14
          全新原裝現(xiàn)貨
          詢價(jià)
          RENESAS
          06PB
          SOP20
          1335
          全新原裝進(jìn)口自己庫(kù)存優(yōu)勢(shì)
          詢價(jià)
          HIT
          25+
          DIP
          19
          百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可
          詢價(jià)
          更多HD74LS27供應(yīng)商 更新時(shí)間2026-1-20 10:50:00
            <strong id="5lvfi"><dl id="5lvfi"></dl></strong>

              • <tfoot id="5lvfi"><menuitem id="5lvfi"></menuitem></tfoot>
                <th id="5lvfi"><progress id="5lvfi"></progress></th>
                  <strong id="5lvfi"><form id="5lvfi"></form></strong>
                  <strong id="5lvfi"><form id="5lvfi"></form></strong>
                1. <del id="5lvfi"></del>
                  青青草国产偷拍 | 欧美午夜性爱视频 | 一区二区三区播放 | 精品久久无码一区二区 | 波多野42部无码喷潮更新时间 |