Multimedia bridge, high performance Scaler and PCI circuit SPCI

GENERAL DESCRIPTION The SAA7146A, Multimedia PCI-bridge, is a highly integrated circuit for DeskTop Video (DTV) applications. The device provides a number of interface ports that enable a wide variety of video and audio ICs to be connected to the PCI-bus thus supporting a number of video app

文件：645.6 Kbytes 頁數(shù)：144 Pages

PHI

PHI

Multimedia bridge, high performance Scaler and PCI circuit SPCI

GENERAL DESCRIPTION The SAA7146A, Multimedia PCI-bridge, is a highly integrated circuit for DeskTop Video (DTV) applications. The device provides a number of interface ports that enable a wide variety of video and audio ICs to be connected to the PCI-bus thus supporting a number of video app

文件：645.6 Kbytes 頁數(shù)：144 Pages

PHI

PHI

Multimedia bridge, high performance Scaler and PCI circuit

GENERAL DESCRIPTION The SAA7146A, Multimedia PCI-bridge, is a highly integrated circuit for DeskTop Video (DTV) applications. The device provides a number of interface ports that enable a wide variety of video and audio ICs to be connected to the PCI-bus thus supporting a number of video app

文件：588.27 Kbytes 頁數(shù)：139 Pages

PHI

PHI

Multimedia bridge, high performance Scaler and PCI circuit SPCI

GENERAL DESCRIPTION The SAA7146A, Multimedia PCI-bridge, is a highly integrated circuit for DeskTop Video (DTV) applications. The device provides a number of interface ports that enable a wide variety of video and audio ICs to be connected to the PCI-bus thus supporting a number of video app

文件：645.6 Kbytes 頁數(shù)：144 Pages

PHI

PHI

Digital multistandard colour decoder with SCART interface DMSD2-SCART

GENERAL DESCRIPTION The SAA7151B is a digital multistandard colour-decoder having two 8-bit input channels, one for CVBS or Y, the other for chrominance or time-multiplexed colour-difference signals. FEATURES ? 8-bit performance on chip for luminance and chrominance signal processing for PAL, N

文件：311.45 Kbytes 頁數(shù)：49 Pages

PHI

PHI

Digital multistandard colour decoder with SCART interface DMSD2-SCART

GENERAL DESCRIPTION The SAA7151B is a digital multistandard colour-decoder having two 8-bit input channels, one for CVBS or Y, the other for chrominance or time-multiplexed colour-difference signals. FEATURES ? 8-bit performance on chip for luminance and chrominance signal processing for PAL, N

文件：311.45 Kbytes 頁數(shù)：49 Pages

PHI

PHI

Digital Video Comb Filter DCF

GENERAL DESCRIPTION The CMOS digital comb filter circuit is located between video analog-to-digital converters and the video multistandard decoder SAA7151B (not applicable for SAA7191B). The two-dimensional filtering is only appropriate for standard signals from a source with constant phase relat

文件：69.28 Kbytes 頁數(shù)：15 Pages

PHI

PHI

Clock signal generator circuit for digital TV systems SCGC

GENERAL DESCRIPTION The SAA7157 generates all clock signals required for a digital TV system suitable for the SAA715x family and the SAA7199B (DENC). The circuit operates in either the phase-locked loop mode (PLL) or voltage controlled oscillator mode (VCO). FEATURES ? Clock generation suitable

文件：80.12 Kbytes 頁數(shù)：12 Pages

PHI

PHI

Clock signal generator circuit for digital TV systems SCGC

GENERAL DESCRIPTION The SAA7157 generates all clock signals required for a digital TV system suitable for the SAA715x family and the SAA7199B (DENC). The circuit operates in either the phase-locked loop mode (PLL) or voltage controlled oscillator mode (VCO). FEATURES ? Clock generation suitable

文件：80.12 Kbytes 頁數(shù)：12 Pages

PHI

PHI

Back END IC

GENERAL DESCRIPTION Application Environment The Back END IC (abbreviated as BENDIC) is designed to cooperate with an 8051 type of microprocessor, the ECO3 (SAA4951) memory controller and Texas Instruments TMS4C2970 memories, but other configurations may be applicable. Fig.1 shows the block d

文件：117.15 Kbytes 頁數(shù)：18 Pages

PHI

PHI