| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR Features ? Generates T1, E1, OC-3 and other common telecom clock frequencies from an 8kHz frame clock ? Configurable jitter attenuation characteristics, excellent for use as a Stratum source de-jitter circuit ? 2:1 Input MUX for input reference clocks ? VCXO-based clock generation offers ver 文件:465.57 Kbytes 頁數(shù):12 Pages | RENESAS 瑞薩 | RENESAS | ||
VCXO-Based Frame Clock Frequency Translator Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is phase locked to an 8kHz (frame rate) input reference clock. The MK2059-01 also provides jitter attenuation. Featur 文件:151.35 Kbytes 頁數(shù):10 Pages | ICST | ICST | ||
VCXO-Based Frame Clock Frequency Translator Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is phase locked to an 8kHz (frame rate) input reference clock. The MK2059-01 also provides jitter attenuation. Featur 文件:151.35 Kbytes 頁數(shù):10 Pages | ICST | ICST | ||
絲?。?a target="_blank" title="Marking" href="/mk2059-01silf/marking.html">MK2059-01SILF;Package:SOIC;VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR Features ? Generates T1, E1, OC-3 and other common telecom clock frequencies from an 8kHz frame clock ? Configurable jitter attenuation characteristics, excellent for use as a Stratum source de-jitter circuit ? 2:1 Input MUX for input reference clocks ? VCXO-based clock generation offers ver 文件:465.57 Kbytes 頁數(shù):12 Pages | RENESAS 瑞薩 | RENESAS | ||
絲印:MK2059-01SILF;Package:SOIC;VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR Features ? Generates T1, E1, OC-3 and other common telecom clock frequencies from an 8kHz frame clock ? Configurable jitter attenuation characteristics, excellent for use as a Stratum source de-jitter circuit ? 2:1 Input MUX for input reference clocks ? VCXO-based clock generation offers ver 文件:465.57 Kbytes 頁數(shù):12 Pages | RENESAS 瑞薩 | RENESAS | ||
VCXO-Based Frame Clock Frequency Translator Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is phase locked to an 8kHz (frame rate) input reference clock. The MK2059-01 also provides jitter attenuation. Featur 文件:151.35 Kbytes 頁數(shù):10 Pages | ICST | ICST | ||
2.5-Inch SATA Automotive-Grade Hard Disk Drive Up to 200GB1 of Storage Capacity 9.5-millimeter High Profile Serial ATA, Revision 2.6 / ATA-8 8MB Cache Buffer Extended Temperature Operating Range (-30° to 85°C) Extended Altitude Operating Range (-300 to 5,500 meters) 文件:255.05 Kbytes 頁數(shù):2 Pages | TOSHIBA 東芝 | TOSHIBA | ||
VCXO-BASED LINE CARD CLOCK SYNCHRONIZER Features ? Input clock frequency of 1 kHz to 170 MHz ? Output clock frequency of 500 kHz to 160 MHz ? Jitter attenuation of input clock provided by VCXO circuit. Jitter transfer characteristics user configured through selection of external loop filter components. ? 3:1 Input MUX for input re 文件:411.23 Kbytes 頁數(shù):22 Pages | RENESAS 瑞薩 | RENESAS | ||
絲?。?a target="_blank" title="Marking" href="/mk2069-01gilf/marking.html">MK2069-01GILF;Package:TSSOP;VCXO-BASED LINE CARD CLOCK SYNCHRONIZER Features ? Input clock frequency of 1 kHz to 170 MHz ? Output clock frequency of 500 kHz to 160 MHz ? Jitter attenuation of input clock provided by VCXO circuit. Jitter transfer characteristics user configured through selection of external loop filter components. ? 3:1 Input MUX for input re 文件:411.23 Kbytes 頁數(shù):22 Pages | RENESAS 瑞薩 | RENESAS | ||
絲?。?a target="_blank" title="Marking" href="/mk2069-01gilf/marking.html">MK2069-01GILF;Package:TSSOP;VCXO-BASED LINE CARD CLOCK SYNCHRONIZER Features ? Input clock frequency of 1 kHz to 170 MHz ? Output clock frequency of 500 kHz to 160 MHz ? Jitter attenuation of input clock provided by VCXO circuit. Jitter transfer characteristics user configured through selection of external loop filter components. ? 3:1 Input MUX for input re 文件:411.23 Kbytes 頁數(shù):22 Pages | RENESAS 瑞薩 | RENESAS |
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
MICROCLOCK |
SSOP |
10 |
詢價 | ||||
IDT |
17+ |
SOIC-20 |
6200 |
100%原裝正品現(xiàn)貨 |
詢價 | ||
24+ |
5000 |
公司存貨 |
詢價 | ||||
MICROCLOCK |
25+ |
SOP-20 |
18000 |
原廠直接發(fā)貨進(jìn)口原裝 |
詢價 | ||
MICROCLOCK |
24+ |
SOP |
6980 |
原裝現(xiàn)貨,可開13%稅票 |
詢價 | ||
ICS |
24+ |
SOP-20 |
5632 |
公司原廠原裝現(xiàn)貨假一罰十!特價出售!強(qiáng)勢庫存! |
詢價 | ||
ICS |
23+ |
SOIC20 |
5000 |
原裝正品,假一罰十 |
詢價 | ||
UCLOCK |
00+ |
SOP20 |
2255 |
全新原裝進(jìn)口自己庫存優(yōu)勢 |
詢價 | ||
TOSHIBA |
24+ |
原廠封裝 |
650 |
原裝現(xiàn)貨假一罰十 |
詢價 | ||
MICROCLOCK |
9950 |
SOP |
1120 |
全新原裝現(xiàn)貨100真實自己公司 |
詢價 |
相關(guān)規(guī)格書
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
- TL074A
- TL074-EP
- TL074H
- SN65LVDT3486AD
- PS9307L2
- PS9332L
- PS9313L
- PS9307AL
- PS9351L2
- PS9331L
相關(guān)庫存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
- TL074B
- TL074M
- SN65LVDT3486B
- PS9351L
- PS9317L2
- PS9313L2
- PS9309L2
- PS9308L2
- PS9306L2
- PS9305L

