<thead id="6dxzi"><s id="6dxzi"></s></thead>

    <strike id="6dxzi"><object id="6dxzi"><label id="6dxzi"></label></object></strike>

      <track id="6dxzi"><b id="6dxzi"></b></track>
    <th id="6dxzi"><input id="6dxzi"></input></th>

    <i id="6dxzi"><nobr id="6dxzi"></nobr></i>

    首頁 >MK2>規(guī)格書列表

    型號下載 訂購功能描述制造商 上傳企業(yè)LOGO

    MK2049-45SILF

    絲印:MK2049-45SILF;Package:SOIC;3.3 VOLT COMMUNICATIONS CLOCK PLL

    Features ? Packaged in 20 pin SOIC ? 3.3 V + 5 operation ? Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E ? Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz ? Locks to

    文件:410.92 Kbytes 頁數(shù):11 Pages

    RENESAS

    瑞薩

    MK2049-45SILFTR

    絲?。?a target="_blank" title="Marking" href="/mk2049-45silf/marking.html">MK2049-45SILF;Package:SOIC;3.3 VOLT COMMUNICATIONS CLOCK PLL

    Features ? Packaged in 20 pin SOIC ? 3.3 V + 5 operation ? Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E ? Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz ? Locks to

    文件:410.92 Kbytes 頁數(shù):11 Pages

    RENESAS

    瑞薩

    MK2049-45SILFTR

    3.3V Communications Clock PLL

    Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication.

    文件:182.72 Kbytes 頁數(shù):9 Pages

    ICST

    MK2049-45SITR

    絲印:MK2049-45SI;Package:SOIC;3.3 VOLT COMMUNICATIONS CLOCK PLL

    Features ? Packaged in 20 pin SOIC ? 3.3 V + 5 operation ? Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E ? Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz ? Locks to

    文件:410.92 Kbytes 頁數(shù):11 Pages

    RENESAS

    瑞薩

    MK2049-45SITR

    3.3V Communications Clock PLL

    Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication.

    文件:182.72 Kbytes 頁數(shù):9 Pages

    ICST

    MK2058-01

    Communications Clock Jitter Attenuator

    Description The MK2058-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module

    文件:150.08 Kbytes 頁數(shù):10 Pages

    ICST

    MK2058-01

    COMMUNICATIONS CLOCK JITTER ATTENUATOR

    Features ? Excellent jitter attenuation for telecom clocks ? Also serves as a general purpose clock jitter attenuator for distributed system clocks and recovered data or video clocks ? 2:1 Input MUX for input reference clocks ? No switching glitches on output ? VCXO-based clock generation o

    文件:413.81 Kbytes 頁數(shù):12 Pages

    RENESAS

    瑞薩

    MK2058-01SI

    Communications Clock Jitter Attenuator

    Description The MK2058-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module

    文件:150.08 Kbytes 頁數(shù):10 Pages

    ICST

    MK2058-01SILF

    絲?。?a target="_blank" title="Marking" href="/mk2058-01silf/marking.html">MK2058-01SILF;Package:SOIC;COMMUNICATIONS CLOCK JITTER ATTENUATOR

    Features ? Excellent jitter attenuation for telecom clocks ? Also serves as a general purpose clock jitter attenuator for distributed system clocks and recovered data or video clocks ? 2:1 Input MUX for input reference clocks ? No switching glitches on output ? VCXO-based clock generation o

    文件:413.81 Kbytes 頁數(shù):12 Pages

    RENESAS

    瑞薩

    MK2058-01SILFTR

    絲?。?a target="_blank" title="Marking" href="/mk2058-01silf/marking.html">MK2058-01SILF;Package:SOIC;COMMUNICATIONS CLOCK JITTER ATTENUATOR

    Features ? Excellent jitter attenuation for telecom clocks ? Also serves as a general purpose clock jitter attenuator for distributed system clocks and recovered data or video clocks ? 2:1 Input MUX for input reference clocks ? No switching glitches on output ? VCXO-based clock generation o

    文件:413.81 Kbytes 頁數(shù):12 Pages

    RENESAS

    瑞薩

    供應(yīng)商型號品牌批號封裝庫存備注價(jià)格
    OMRON/歐姆龍
    2026+
    DIP
    6200
    假一罰十/本公司只做原裝正品
    詢價(jià)
    ICS
    23+
    SOP-16
    20000
    全新原裝假一賠十
    詢價(jià)
    MICROCLOCK
    23+
    SOP-16
    5000
    原裝正品,假一罰十
    詢價(jià)
    MICROCLO
    23+
    SOP
    8000
    只做原裝現(xiàn)貨
    詢價(jià)
    IDT
    24+
    SOP-8
    25000
    IDT專營品牌全新原裝熱賣
    詢價(jià)
    FREESCALE
    24+
    BGA
    18000
    原裝正品 有掛有貨 假一賠十
    詢價(jià)
    UCLOCK
    0014+
    SOP-8
    27
    原裝現(xiàn)貨海量庫存歡迎咨詢
    詢價(jià)
    IDT
    25+
    IDT
    57
    就找我吧!--邀您體驗(yàn)愉快問購元件!
    詢價(jià)
    恩XP
    24+
    LQFP100
    21574
    鄭重承諾只做原裝進(jìn)口現(xiàn)貨
    詢價(jià)
    恩XP
    20+
    原裝
    29860
    NXP微控制器MCU-可開原型號增稅票
    詢價(jià)
    更多MK2供應(yīng)商 更新時(shí)間2026-1-21 14:14:00

    <thead id="6dxzi"><s id="6dxzi"></s></thead>

      <strike id="6dxzi"><object id="6dxzi"><label id="6dxzi"></label></object></strike>

        <track id="6dxzi"><b id="6dxzi"></b></track>
      <th id="6dxzi"><input id="6dxzi"></input></th>

      <i id="6dxzi"><nobr id="6dxzi"></nobr></i>
      国产免费无码视频 | 国产精品尤物视频 | 男女操逼视频免费观看 | 无码多人| 大尺度在线观看 | 在线观看 禁无码精品软件 | 国产精品V无码A片在线看吃奶 | 亚洲久久久| 波多野结衣视频免费在线观看 | 91美女视频 |