High Performance Multibit DAC with SACD Playback

FEATURES 5 V Power Supply Stereo Audio DAC System Accepts 16-/18-/20-/24-Bit Data Supports 24-Bit, 192 kHz Sample Rate PCM Audio Data Supports SACD Bit Stream and External Digital Filter Interface Accepts a Wide Range of PCM Sample Rates Including: 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz

文件：903.27 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

PLL/Multibit DAC

PRODUCT OVERVIEW The AD1958 is a complete high-performance single-chip stereo digital audio playback system. It is comprised of a multibit sigmadelta modulator, digital interpolation filters, and analog output drive circuitry with an on-board dual PLL clock generator. Other features include an on

文件：135.3 Kbytes 頁數(shù)：8 Pages

AD

亞德諾

PLL/Multibit DAC

PRODUCT OVERVIEW The AD1959 is a complete high-performance single-chip stereo digital audio playback system. It is comprised of a multibit sigma delta modulator, digital interpolation filters, and analog output drive circuitry with an on-board dual PLL clock generator.

文件：107.99 Kbytes 頁數(shù)：8 Pages

AD

亞德諾

4 ADC with PLL, 192 kHz, 24-Bit Codec

GENERAL DESCRIPTION The AD1974 is a high performance, single-chip ADC that provides four analog-to-digital converters (ADCs) with differential inputs using the Analog Devices, Inc. patented multibit sigma-delta (Σ-Δ) architecture. An SPI port is included, allowing a microcontroller to enable mute

文件：492.84 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

4 ADC with PLL, 192 kHz, 24-Bit Codec

GENERAL DESCRIPTION The AD1974 is a high performance, single-chip ADC that provides four analog-to-digital converters (ADCs) with differential inputs using the Analog Devices, Inc. patented multibit sigma-delta (Σ-Δ) architecture. An SPI port is included, allowing a microcontroller to enable mute

文件：492.84 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

8-Channel, 16-Bit Voltage Output DACs, On-Chip Reference, SPI

FEATURES ? 16-bit resolution, ±3 LSB16 INL, ±1 LSB16 DNL ? TUE: ±0.22% of FSR maximum ? Offset error: ±1.6mV maximum ? Gain error: ±0.26% of FSR maximum ? Guaranteed sourcing current of 50mA ? Ultra-low headroom: 25mV at 20mA load ? 2.5V internal voltage reference, 5ppm/°C, typical

文件：2.98728 Mbytes 頁數(shù)：45 Pages

AD

亞德諾

4-Channel, 16-Bit Voltage Output DAC, On-Chip Reference, SPI

FEATURES ? 16-bit resolution, ±3 LSB16 INL, ±1 LSB16 DNL ? TUE: ±0.22% of FSR maximum ? Offset error: ±1.5mV maximum ? Gain error: ±0.26% of FSR maximum ? Guaranteed sourcing current of 100 mA ? Ultra-low headroom: 12mV at 20mA load ? 2.5V internal voltage reference, 5ppm/°C, typica

文件：3.00939 Mbytes 頁數(shù)：44 Pages

AD

亞德諾

Dual Channel, 16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

GENERAL DESCRIPTION The AD3542R is a low drift, dual channel, ultra-fast, 16-bit accuracy, voltage output digital-to-analog converter (DAC) that can be configured in multiple voltage span ranges. The AD3542R operates with a fixed 2.5 V reference. The device incorporates three drift compensati

文件：3.85881 Mbytes 頁數(shù)：65 Pages

AD

亞德諾

Single Channel, 12-/16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

FEATURES ? 12-/16-bit resolution ? 16 MUPS single channel rate in fast mode ? 11 MUPS single channel rate in precision mode ? 78 ns small signal settling time to 0.1% accuracy ? 100 ns large signal settling time to 0.1% accuracy ? Ultrasmall glitch:

文件：3.87545 Mbytes 頁數(shù)：59 Pages

AD

亞德諾

Dual Channel, 12-/16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

FEATURES ? 12-/16-bit resolution ? 16 MUPS single channel rate in fast mode ? 11 MUPS single channel rate in precision mode ? 78 ns small signal settling time to 0.1% accuracy ? 100 ns large signal settling time to 0.1% accuracy ? Ultrasmall glitch:

文件：4.20469 Mbytes 頁數(shù)：66 Pages

AD

亞德諾