24-Bit Audio Digital Signal Processor

Overview This document briefly describes the DSP56367 24-bit digital signal processor (DSP). The DSP56367 is a member of the DSP56300 family of programmable CMOS DSPs. The DSP56367 is targeted to applications that require digital audio compression/decompression, sound field processing, acoustic e

文件：1.07998 Mbytes 頁數(shù)：100 Pages

FREESCALEFreescale Semiconductor, Inc

飛思卡爾飛思卡爾半導(dǎo)體

24-Bit Audio Digital Signal Processor

Overview The DSP56364 supports digital audio applications requiring sound field processing, acoustic equalization, and other digital audio algorithms. Features Digital Signal Processing Core ? 100 Million Instructions Per Second (MIPS) with an 100 MHz clock at 3.3V. ? Object Code Compatible w

文件：2.14687 Mbytes 頁數(shù)：148 Pages

FREESCALEFreescale Semiconductor, Inc

飛思卡爾飛思卡爾半導(dǎo)體

24-Bit Audio Digital Signal Processor

Overview Freescale Semiconductor, Inc. designed the DSP56362 to support digital audio applications requiring digital audio compression and decompression, sound field processing, acoustic equalization, and other digital audio algorithms. The DSP56362 usesthe high performance, single-clock-per

文件：2.53409 Mbytes 頁數(shù)：152 Pages

FREESCALEFreescale Semiconductor, Inc

飛思卡爾飛思卡爾半導(dǎo)體

high density CMOS device with 3.3 V inputs and outputs

Overview The DSP56374 is a high density CMOS device with 3.3 V inputs and outputs. The DSP56374 supports digital audio applications requiring sound field processing, acoustic equalization, and other digital audio algorithms. The DSP56374 uses the high performance, single-clock-per-cycle DSP5

文件：1.71302 Mbytes 頁數(shù)：128 Pages

MOTOROLA

摩托羅拉

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core ? 275 million multiply-accumulates per second (MMACS) (550 MMACS using the EFCOP in filtering applications) with a 275 MHz clock at 1.6 V core and 3.3 V I/O ? Object code compatible with the DSP56000 core with highly parallel instruction set ? Data ari

文件：1.91223 Mbytes 頁數(shù)：84 Pages

恩XP

24-Bit Audio Digital Signal Processor

Features Digital Signal Processing Core ? 100 Million Instructions Per Second (MIPS) with an 100 MHz clock at 3.3V. ? Object Code Compatible with the 56000 core. ? Data ALU with a 24 × 24 bit multiplier-accumulator and a 56-bit barrel shifter. 16-bit arithmetic support. ? Program Control wit

文件：2.40861 Mbytes 頁數(shù)：148 Pages

恩XP

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core ? 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal ? Object code compatible with the DSP56000 core with highly parallel instruction set ? Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit para

文件：2.34958 Mbytes 頁數(shù)：108 Pages

恩XP

24-Bit Digital Signal Processor

Features ? Up to 150 million multiply-accumulates per second (MMACS) (300 MMACS using the EFCOP in filtering applications) with a 150 MHz clock at 1.8 V core and 3.3 V I/O ? Object code compatible with the DSP56000 core with highly parallel instruction set ? Data arithmetic logic unit (Data AL

文件：2.062429 Mbytes 頁數(shù)：96 Pages

恩XP

24-Bit Audio Digital Signal Processor

Features Multimode, multichannel decoder software functionality — Dolby Digital and Pro Logic — MPEG2 5.1 — DTS — Bass management Digital audio post-processing capabilities — 3D Virtual surround sound — Lucasfilm THX5.1 — Soundfield processing — Equalization Digital Signal Processing Co

文件：3.1653 Mbytes 頁數(shù)：152 Pages

恩XP

24-Bit Digital Signal Processor

Features 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit parallel multiplier-accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation an

文件：2.35451 Mbytes 頁數(shù)：108 Pages

恩XP