| 型號(hào) | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
CMOS 32-Stage Static Left/Right Shift Register Description CD40100BMS is a 32-Stage shift register containing 32 D-type master-slave flip-flops. The data present at the SHIFT RIGHT INPUT is transferred into the first register stage synchronously with the positive CLOCK edge, provided the LEFT/RIGHT CONTROL is at a low level, the RECIRCUL 文件：65.95 Kbytes 頁數(shù)：9 Pages | INTERSIL | INTERSIL | ||
CMOS 9-Bit Parity Generator/Checker Description The CD40101BMS is a 9-bit (8 data bits plus 1 parity bit) parity generator/checker. It may be used to detect errors in data transmission or data retrieval. Odd and even outputs facilitate odd or even parity generation and checking. When used as a parity generator, a parity bit is 文件：105.99 Kbytes 頁數(shù)：8 Pages | INTERSIL | INTERSIL | ||
CMOS 8-Stage Presettable Synchronous Down Counters Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac 文件：1.00908 Mbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd40102be/marking.html">CD40102BE；Package：PDIP；CMOS 8-Stage Presettable Synchronous Down Counters Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac 文件：1.00908 Mbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd40102be/marking.html">CD40102BE；Package：PDIP；CMOS 8-Stage Presettable Synchronous Down Counters Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac 文件：1.00908 Mbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
CMOS 8-Stage Presettable Synchronous Down Counters Description CD40102BMS and CD40103BMS consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The CD40102BMS is config ured as two cascaded 4-bit BCD counters, and the CD40103BMS contains a single 8-bit binary counter. Each type has c 文件：166.83 Kbytes 頁數(shù)：13 Pages | INTERSIL | INTERSIL | ||
絲?。?a target="_blank" title="Marking" href="/cd40102b/marking.html">CD40102B；Package：SOP；CMOS 8-Stage Presettable Synchronous Down Counters Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac 文件：1.00908 Mbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd40102b/marking.html">CD40102B；Package：SOP；CMOS 8-Stage Presettable Synchronous Down Counters Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac 文件：1.00908 Mbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cm0102b/marking.html">CM0102B；Package：TSSOP；CMOS 8-Stage Presettable Synchronous Down Counters Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac 文件：1.00908 Mbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cm0102b/marking.html">CM0102B；Package：TSSOP；CMOS 8-Stage Presettable Synchronous Down Counters Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac 文件：1.00908 Mbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI |
替換型號(hào)
- 4000
- 4000(IC)
- 67-32720-01
- CD4000AD
- CD4000AE
- CD4000AF
- CD4000AZ
- CD4000BD
- CD4000BE
- CD4000BF
- CD4000CJ
- CD4000CN
- CD4000MJ
- CD4000MW
- CD4000UBD
- CD4000UBE
- CD4000UBF
- CM4000
- CM4000AD
- CM4000AE
- ECG4000
- GE-4000
- HBC4000AD
- HBC4000AF
- HBC4000AK
- HBF4000AE
- HBF4000AF
- HCC4000BD
- HCC4000BF
- HCC4000BK
- HCF4000BE
- HCF4000BF
- HD14000UB
- HD4000
- HEF4000B
- HEF4000BD
- HEF4000BP
- HEF4000P
- HEPC4000P
- MC14000
- MC14000UBCL
- MC14000UBCP
- MM4000(IC)
- N4000
- NTE4000
- SCL4000
- SCL4000B
- SCL4000BC
- SCL4000BD
- SCL4000BE
- SCL4000BF
- SCL4000BH
- SK4000
- SK4000B
- SK4000UB
- TC4000BP
- TCG4000
- TM4000
- TP4000
晶體管資料
- 型號(hào)：
- 別名：
三極管、晶體管、晶體三極管
- 生產(chǎn)廠家：
- 制作材料：
- 性質(zhì)：
射頻/高頻放大 （HF）_靜噪放大 （LN）_寬頻帶放大
- 封裝形式：
直插封裝
- 極限工作電壓：
15V
- 最大電流允許值：
0.03A
- 最大工作頻率：
<1MHZ或未知
- 引腳數(shù)：
3
- 可代換的型號(hào)：
- 最大耗散功率：
0.2W
- 放大倍數(shù)：
- 圖片代號(hào)：
A-11
- vtest：
15
- htest：
999900
- atest：
0.03
- wtest：
0.2
技術(shù)參數(shù)
- Function：
NOR gates/Inverters
- Description：
Dual 3-input NOR gate and inverter
- VCC (V)：
3.0?-?15.0
- Logic switching levels：
CMOS
- Tamb (°C)：
-40~125
- Nr of pins：
14
- Package：
DIP14/SOP14/TSSOP14
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
NS/國半 |
2022+ |
10 |
全新原裝 貨期兩周 |
詢價(jià) | |||
TI/德州儀器 |
DIP16 |
275000 |
一級(jí)代理原裝正品,價(jià)格優(yōu)勢(shì),長(zhǎng)期供應(yīng)! |
詢價(jià) | |||
FGC |
2500 |
TI9 |
20000 |
詢價(jià) | |||
原廠 |
2023+ |
模塊 |
600 |
專營(yíng)模塊,繼電器,公司原裝現(xiàn)貨 |
詢價(jià) | ||
HAR |
24+ |
DIP |
1050 |
散新 |
詢價(jià) | ||
TI |
22+ |
DIP14 |
8900 |
全新正品現(xiàn)貨 有掛就有現(xiàn)貨 |
詢價(jià) | ||
TI |
25+ |
SOP16 |
897000000 |
原廠直接發(fā)貨進(jìn)口原裝 |
詢價(jià) | ||
TI |
24+ |
DIP16 |
5650 |
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢(shì)庫存! |
詢價(jià) | ||
TI |
21+ |
標(biāo)準(zhǔn)封裝 |
63 |
保證原裝正品,需要聯(lián)系張小姐 13544103396 微信同號(hào) |
詢價(jià) | ||
FAIRCHILD |
23+ |
259 |
專做原裝正品,假一罰百! |
詢價(jià) |
相關(guān)規(guī)格書
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074
相關(guān)庫存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
