| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
絲?。?a target="_blank" title="Marking" href="/ics8735ay31lf/marking.html">ICS8735AY31LF;Package:LQFP;1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ? Five differential 3.3V LVPECL output pairs ? Selectable differential clock inputs ? CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL ? Output frequency range: 15.625MHz to 350MHz ? Input frequency range: 15.625MHz to 350MHz ? V 文件:620.77 Kbytes 頁數(shù):22 Pages | RENESAS 瑞薩 | RENESAS | ||
絲?。?a target="_blank" title="Marking" href="/ics8735ay31lf/marking.html">ICS8735AY31LF;Package:LQFP;1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ? Five differential 3.3V LVPECL output pairs ? Selectable differential clock inputs ? CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL ? Output frequency range: 15.625MHz to 350MHz ? Input frequency range: 15.625MHz to 350MHz ? V 文件:610.74 Kbytes 頁數(shù):22 Pages | RENESAS 瑞薩 | RENESAS | ||
1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ? Five differential 3.3V LVPECL output pairs ? Selectable differential clock inputs ? CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL ? Output frequency range: 15.625MHz to 350MHz ? Input frequency range: 15.625MHz to 350MHz ? V 文件:610.74 Kbytes 頁數(shù):22 Pages | RENESAS 瑞薩 | RENESAS | ||
700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ?One differential 3.3V LVPECL output pair, one differential feedback output pair ?Differential CLK, nCLK input pair ?CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, HCSL ?Output frequency range: 31.25MHz to 700MHz ?Input frequency range: 31.25 文件:635.27 Kbytes 頁數(shù):19 Pages | RENESAS 瑞薩 | RENESAS | ||
絲?。?a target="_blank" title="Marking" href="/735bi21l/marking.html">735BI21L;Package:VFQFN;700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ?One differential 3.3V LVPECL output pair, one differential feedback output pair ?Differential CLK, nCLK input pair ?CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, HCSL ?Output frequency range: 31.25MHz to 700MHz ?Input frequency range: 31.25 文件:635.27 Kbytes 頁數(shù):19 Pages | RENESAS 瑞薩 | RENESAS | ||
絲?。?a target="_blank" title="Marking" href="/735bi21l/marking.html">735BI21L;Package:VFQFN;700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ?One differential 3.3V LVPECL output pair, one differential feedback output pair ?Differential CLK, nCLK input pair ?CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, HCSL ?Output frequency range: 31.25MHz to 700MHz ?Input frequency range: 31.25 文件:635.27 Kbytes 頁數(shù):19 Pages | RENESAS 瑞薩 | RENESAS | ||
絲?。?a target="_blank" title="Marking" href="/8735bmi-21lf/marking.html">8735BMI-21LF;Package:SOIC;700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ?One differential 3.3V LVPECL output pair, one differential feedback output pair ?Differential CLK, nCLK input pair ?CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, HCSL ?Output frequency range: 31.25MHz to 700MHz ?Input frequency range: 31.25 文件:635.27 Kbytes 頁數(shù):19 Pages | RENESAS 瑞薩 | RENESAS | ||
絲印:8735BMI-21LF;Package:SOIC;700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator Features ?One differential 3.3V LVPECL output pair, one differential feedback output pair ?Differential CLK, nCLK input pair ?CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, HCSL ?Output frequency range: 31.25MHz to 700MHz ?Input frequency range: 31.25 文件:635.27 Kbytes 頁數(shù):19 Pages | RENESAS 瑞薩 | RENESAS | ||
Crimp Housings Description: 2.00mm Pitch Crimp Housing, Single Row, 2 Circuits 文件:33.71 Kbytes 頁數(shù):1 Pages | MOLEX 莫仕 | MOLEX | ||
Crimp Housings Description: 2.00mm Pitch Crimp Housing, Single Row, 2 Circuits 文件:33.71 Kbytes 頁數(shù):1 Pages | MOLEX 莫仕 | MOLEX |
技術(shù)參數(shù)
- 本體材質(zhì):
黃銅
- 本體鍍層:
錫
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
Abbatron/HHSmith |
新 |
5 |
全新原裝 貨期兩周 |
詢價 | |||
Abbatron / HH Smith |
2022+ |
1 |
全新原裝 貨期兩周 |
詢價 | |||
24+ |
5000 |
公司存貨 |
詢價 | ||||
WINBOND |
2016+ |
TQFP100 |
9000 |
只做原裝,假一罰十,公司可開17%增值稅發(fā)票! |
詢價 | ||
WINBOND |
0716+P |
QFP128 |
2312 |
全新原裝 絕對有貨 |
詢價 | ||
HONEYWELL |
13+ |
DIP |
42448 |
原裝分銷 |
詢價 | ||
NS |
24+ |
QFP |
3500 |
原裝現(xiàn)貨,可開13%稅票 |
詢價 | ||
WINBOND |
25+ |
LQFP128 |
432 |
原裝現(xiàn)貨熱賣中,提供一站式真芯服務(wù) |
詢價 | ||
AMIS |
24+ |
QFP100 |
25843 |
公司原廠原裝現(xiàn)貨假一罰十!特價出售!強勢庫存! |
詢價 | ||
TE |
16+ |
NA |
8800 |
原裝現(xiàn)貨,貨真價優(yōu) |
詢價 |
相關(guān)規(guī)格書
更多- AIP5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
相關(guān)庫存
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074

