700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator

Features ?One differential 3.3V LVPECL output pair, one differential feedback output pair ?Differential CLK, nCLK input pair ?CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, HCSL ?Output frequency range: 31.25MHz to 700MHz ?Input frequency range: 31.25

文件：635.27 Kbytes 頁(yè)數(shù)：19 Pages

RENESAS

瑞薩

700MHz, Differential-to-3.3V LVPECL Zero Delay Clock Generator

The 8735BI-21 is a highly versatile 1:1 Differential-to-3.3V LVPECL clock generator. The CLK, nCLK pair can accept most standard differential input levels. The 8735BI-21 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of ? One differential 3.3V LVPECL output pair, one differential feedback output pair\n? Differential CLK, nCLK input pair\n? CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, HCSL\n? Output frequency range: 31.25MHz to 700MHz\n? Input frequency range: 31.25MHz to ;

Renesas

瑞薩

QFN

IDT

上傳：深圳市鼎欣微電子有限公司

MOLEX

莫仕

上傳：深圳閱創(chuàng)想電子實(shí)業(yè)有限公司

MOLEX

莫仕

上傳：深圳閱創(chuàng)想電子實(shí)業(yè)有限公司