4-2-3-2-Input AND-OR-Invert Gate

General Description This device contains gates configured to perform a 4-2-3-2 input AND-OR-INVERT function.

文件：48.79 Kbytes 頁數(shù)：4 Pages

FAIRCHILD

仙童半導(dǎo)體

4-2-3-2-input AND-OR-invert gate

Coming Soon. If you have some information on related parts, please share useful information by adding links below.

文件：72.64 Kbytes 頁數(shù)：8 Pages

PHI

PHI

4-2-3-2-Input AND-OR-Invert Gate

文件：130.35 Kbytes 頁數(shù)：6 Pages

NSC

國半

4-2-3-2-Input AND-OR-Invert Gate

General Descriptio\nThis device contains gates configured to perform a 4-2-3-2 input AND-OR-INVERT function

TI

德州儀器

4-2-3-2-Input AND-OR-Invert Gate

ONSEMI

安森美半導(dǎo)體

4-2-3-2-input AND-OR-invert gate

恩XP

Octal bus transceiver, inverting 3-State

DESCRIPTION The 74F640 is an octal transceiver featuring inverting 3-State bus compatible outputs in both transmit and receive directions. The B port outputs are capable of sinking 64mA and sourcing 15mA, providing very good capacitive drive characteristics. The device features an Output Enable

文件：85.16 Kbytes 頁數(shù)：11 Pages

PHI

PHI

Octal Bus Transceiver with 3-STATE Outputs

General Description These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64 mA, have 3- STATE outputs, and a common output enable pin. The direction of data flow is determined by the transmit/receive (T

文件：54.69 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Octal Bus Transceiver with 3-STATE Outputs

General Description These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64 mA, have 3- STATE outputs, and a common output enable pin. The direction of data flow is determined by the transmit/receive (T

文件：54.69 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Octal Bus Transceiver with 3-STATE Outputs

General Description These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64 mA, have 3- STATE outputs, and a common output enable pin. The direction of data flow is determined by the transmit/receive (T

文件：54.69 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體