Dual J-K negative edge-triggered flip-flops without reset

DESCRIPTION The 74F113, dual negative edge-triggered JK-type flip-flop, features individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level

文件：81.65 Kbytes 頁數(shù)：10 Pages

PHI

PHI

Dual JK Negative Edge-Triggered Flip-Flop

General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flipflop will perform according to the Truth Table as lo

文件：59.83 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual JK Negative Edge-Triggered Flip-Flop

General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flipflop will perform according to the Truth Table as lo

文件：59.83 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual JK Negative Edge-Triggered Flip-Flop

General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flipflop will perform according to the Truth Table as lo

文件：59.83 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual J-K negative edge-triggered flip-flop with common clock and reset

DESCRIPTION The 74F114, Dual Negative edge-triggered JK-Type Flip-Flop with common clock and reset inputs, features individual J, K, Clock (CP), Set (SD) and Reset (RD) inputs, true and complementary outputs. The SD and RD inputs, when Low, set or reset the outputs as shown in the Function Table

文件：51.33 Kbytes 頁數(shù)：6 Pages

PHI

PHI

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

General Description The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig gering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inp

文件：55.22 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

General Description The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig gering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inp

文件：55.22 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

General Description The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig gering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inp

文件：55.22 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Triple 3-Input AND Gate

General Description This device contains three independent gates, each of which performs the logic AND function.

文件：48.32 Kbytes 頁數(shù)：4 Pages

FAIRCHILD

仙童半導(dǎo)體

Triple 3-Input AND Gate

General Description This device contains three independent gates, each of which performs the logic AND function.

文件：179.5 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體