Single-chip 8-bit microcontroller

GENERAL DESCRIPTION The P80CE558/P83CE558/P89CE558 (hereafter generically referred to as P8xCE558) single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. FEATURES ? 80C51 central processing unit ? 32 K × 8 ROM res

文件：721.95 Kbytes 頁數(shù)：72 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter

General description The P89LPC904 is a single-chip microcontroller in a low-cost 8-pin package based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into

文件：190.44 Kbytes 頁數(shù)：41 Pages

PHI

PHI