8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

OverviewThe P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into the P8 \n\nPrincipal features\n\n\n\n?1 kB byte-erasable Flash code memory organized into 256-byte sectors and 16-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data storage.\n\n?128-byte RAM data memory.\n\n?Two 16-bit counter/timers. (P89LPC901 Timer 0 may be configured to ;

恩XP

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI

8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

General description The P89LPC901/902/903 are single-chip microcontrollers in low-cost 8-pin packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorpo

文件：1.23687 Mbytes 頁數(shù)：55 Pages

PHI

PHI