ICS601 Demo Board Schematic

ICS601 Demo Board Schematic

文件：7.06 Kbytes 頁數(shù)：1 Pages

ICST

ICS601 Demo Board Schematic

Renesas

瑞薩

LOW PHASE NOISE CLOCK MULTIPLIER

Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is ICS’ lowest phase noise multiplier, and also the lowest CMOS part in the industry. Using ICS’ patented analong and digital Phase-Locked

文件：176.38 Kbytes 頁數(shù)：8 Pages

ICST

LOW PHASE NOISE CLOCK MULTIPLIER

Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT’s lowest phase noise multiplier, and also the lowest CMOS part in the industry. Using IDT’s patented analog and digital Phase-Locke

文件：230.01 Kbytes 頁數(shù)：9 Pages

IDT

LOW PHASE NOISE CLOCK MULTIPLIER

Features ? Packaged in 16-pin SOIC or TSSOP ? Pb (lead) free package ? Uses fundamental 10 - 27 MHz crystal or clock ? Patented PLL with the lowest phase noise ? Output clocks up to 156 MHz at 3.3 V ? Low phase noise: -132 dBc/Hz at 10 kHz ? Low jitter - 18 ps one sigma typ. ? Full swing C

文件：415.35 Kbytes 頁數(shù)：10 Pages

RENESAS

瑞薩

Low Phase Noise Clock Multiplier

Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is ICS’ lowest phase noise multiplier, and also the lowest CMOS part in the industry. Using ICS’ patented analong and digital Phase-Locked

文件：88.33 Kbytes 頁數(shù)：5 Pages

ICST

Low Phase Noise Clock Multiplier

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is ICS’ lowest phase noise multiplier. Using ICS’ patented analog and digital Phase Locked Loop (PLL) techniques, the chip acce

文件：80.32 Kbytes 頁數(shù)：5 Pages

ICST

LOW PHASE NOISE CLOCK MULTIPLIER

Features ? Packaged in 16-pin SOIC (Pb free) ? Uses fundamental 10 - 27 MHz crystal or clock ? Patented PLL with the lowest phase noise ? Output clocks up to 170 MHz at 3.3 V ? Output Enable function tri-states outptus ? Low phase noise: -132 dBc/Hz at 10 kHz ? Low jitter - 18 ps one sigma

文件：355.07 Kbytes 頁數(shù)：9 Pages

RENESAS

瑞薩

LOW PHASE NOISE CLOCK MULTIPLIER

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is IDT’s lowest phase noise multiplier. Using IDT’s patented analog and digital Phase Locked Loop (PLL) techniques, the chip ac

文件：196.76 Kbytes 頁數(shù)：8 Pages

IDT

LOW PHASE NOISE CLOCK MULTIPLIER

Features ? Fully integrated PLL, no external loop filter required ? Differential 3.3 V LVPECL outputs ? Uses fundamental crystal or clock — Crystal input frequency: 10 to 27MHz — Clock input: 10 to 38MHz (mulitply by 6) 10 to 31MHz (all other multiply settings) ? Output clocks up to 230 MHz

文件：273.52 Kbytes 頁數(shù)：9 Pages

RENESAS

瑞薩