| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
HEF40175B | Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件：62.75 Kbytes 頁數(shù)：5 Pages | PHI PHI | PHI | |
HEF40175B | Quad D-type flip-flop 1. General description The HEF40175B is a quad positive edge triggered D-type flip-flop with four data (Dn) inputs, common clock (CP) and asynchronous master reset (MR) inputs, and complementary Qn and Qn outputs. When MR is HIGH data at the D-input that meets the set-up and hold time requireme 文件：238.1 Kbytes 頁數(shù)：13 Pages | NEXPERIA 安世 | NEXPERIA | |
HEF40175B | Quad D-type flip-flop Standardized symmetrical output characteristics 文件：139.62 Kbytes 頁數(shù)：15 Pages | 恩XP | 恩XP | |
HEF40175B | Quad D-type flip-flop Complies with JEDEC standard JESD 13-B 文件：152.33 Kbytes 頁數(shù)：15 Pages | 恩XP | 恩XP | |
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件：62.75 Kbytes 頁數(shù)：5 Pages | PHI PHI | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件：62.75 Kbytes 頁數(shù)：5 Pages | PHI PHI | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件：62.75 Kbytes 頁數(shù)：5 Pages | PHI PHI | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件：62.75 Kbytes 頁數(shù)：5 Pages | PHI PHI | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件：62.75 Kbytes 頁數(shù)：5 Pages | PHI PHI | PHI | ||
Quad D-type flip-flop 1. General description The HEF40175B is a quad positive edge triggered D-type flip-flop with four data (Dn) inputs, common clock (CP) and asynchronous master reset (MR) inputs, and complementary Qn and Qn outputs. When MR is HIGH data at the D-input that meets the set-up and hold time requireme 文件：238.1 Kbytes 頁數(shù)：13 Pages | NEXPERIA 安世 | NEXPERIA |
替換型號
技術(shù)參數(shù)
- VCC (V)：
3.0?-?15
- Logic switching levels：
CMOS
- Output drive capability (mA)：
± 2.4
- tpd (ns)：
25
- fmax (MHz)：
45
- Power dissipation considerations：
low
- Tamb (°C)：
-40~85
- Rth(j-a) (K/W)：
81
- Ψth(j-top) (K/W)：
4.7
- Rth(j-c) (K/W)：
39.8
- Package name：
SO16
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
恩XP |
2016+ |
DIP16 |
9000 |
只做原裝,假一罰十,公司可開17%增值稅發(fā)票! |
詢價 | ||
PHI |
99+ |
SOP16 |
98 |
全新原裝進口自己庫存優(yōu)勢 |
詢價 | ||
恩XP |
16+ |
NA |
8800 |
原裝現(xiàn)貨,貨真價優(yōu) |
詢價 | ||
恩XP |
23+ |
SOP16 |
8000 |
原裝正品,假一罰十 |
詢價 | ||
PHI |
24+ |
DIP16 |
5 |
詢價 | |||
PHI |
25+ |
TSOP |
18000 |
原廠直接發(fā)貨進口原裝 |
詢價 | ||
PHI |
17+ |
SOP16 |
9988 |
全新原裝現(xiàn)貨QQ:547425301手機17621633780楊小姐 |
詢價 | ||
PHI |
1994 |
SOP |
516 |
原裝現(xiàn)貨海量庫存歡迎咨詢 |
詢價 | ||
PHI |
23+ |
DIP-16 |
8650 |
受權(quán)代理!全新原裝現(xiàn)貨特價熱賣! |
詢價 | ||
NEXPERIA/安世 |
24+ |
NA |
2500 |
原裝現(xiàn)貨,專業(yè)配單專家 |
詢價 |
相關(guān)規(guī)格書
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
相關(guān)庫存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
