Dual 3 A, 20 V Synchronous Step-Down Regulator with Integrated High-Side MOSFET

GENERAL DESCRIPTION The ADP2323 is a full featured, dual output, step-down dc-to-dc regulator based on current-mode architecture. The ADP2323 integrates two high-side power MOSFETs and two low-side drivers for the external N-channel MOSFETs. The two pulse-width mod ulation (PWM) channels can be c

文件：2.11252 Mbytes 頁數(shù)：32 Pages

AD

亞德諾

Dual 5 A, 20 V Synchronous Step-Down

GENERAL DESCRIPTION The ADP2325 is a full featured, dual output, step-down dc-to-dc regulator based on a current mode architecture. The ADP2325 integrates two high-side power MOSFETs and two low-side drivers for the external N-channel MOSFETs. The two pulse-width modulation (PWM) channels can be

文件：853.45 Kbytes 頁數(shù)：32 Pages

AD

亞德諾

Dual N-Channel Logic Level PWM Optimized PowerTrench MOSFET

General Description These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor’s advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance. These devices are well suited for low voltage a

文件：81 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導體

Synchronous Buck Controller with Pre-bias Startup, and Optional Clock Synchronization

文件：1.00905 Mbytes 頁數(shù)：23 Pages

NSC

國半

Dual N-Channel Logic Level PWM Optimized PowerTrench MOSFET

General Description These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor’s advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance. These devices are well suited for low voltage a

文件：77.72 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導體

Dual N-Channel Logic Level PWM Optimized PowerTrench MOSFET

General Description These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor’s advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance. These devices are well suited for low voltage a

文件：332.48 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導體

Dual N-Channel Logic Level PWM Optimized PowerTrench MOSFET

General Description These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor’s advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance. These devices are well suited for low voltage a

文件：332.48 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導體

Dual N-Channel Logic Level PWM Optimized PowerTrench MOSFET

文件：332.48 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導體

雙 N 溝道，邏輯電平，PWM 優(yōu)化，PowerTrench? MOSFET，20V，9.4A，14mΩ

這些N溝道邏輯電平MOSFET采用飛兆半導體先進的PowerTrench工藝生產(chǎn)，這一先進工藝是專為最大限度地降低通態(tài)電阻并保持卓越開關性能而定制的。 這些器件非常適合需要線路內(nèi)低功率損耗和快速開關的低電壓和電池供電應用。 ?9.4 A, 20 V\n?RDS(ON) = 14 mΩ @ VGS = 4.5 V\n?RDS(ON) = 18 mΩ @ VGS = 2.5 V\n?低柵極電荷（16nC，典型值）\n?高性能溝道技術可實現(xiàn)極低的RDS(ON)\n?高功率和高電流處理能力;

ONSEMI

安森美半導體

Synchronous Buck Controller with Pre-bias Startup, and Optional Clock Synchronization

TI

德州儀器