Octal 3-STATE Transceiver

General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Features ■ Input Hysteresis ■ Low output noise generation ■ High input noise immunity ■ Advanced o

文件：78.9 Kbytes 頁數(shù)：7 Pages

FAIRCHILD

仙童半導體

Octal 3-STATE Transceiver

General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Features ■ Input Hysteresis ■ Low output noise generation ■ High input noise immunity ■ Advanced o

文件：78.9 Kbytes 頁數(shù)：7 Pages

FAIRCHILD

仙童半導體

Octal 3-STATE Transceiver

General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Features ■ Input Hysteresis ■ Low output noise generation ■ High input noise immunity ■ Advanced o

文件：78.9 Kbytes 頁數(shù)：7 Pages

FAIRCHILD

仙童半導體

Octal 3-STATE Transceiver

General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Features ■ Input Hysteresis ■ Low output noise generation ■ High input noise immunity ■ Advanced o

文件：78.9 Kbytes 頁數(shù)：7 Pages

FAIRCHILD

仙童半導體

Octal 3-STATE Transceiver

General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Features ■ Input Hysteresis ■ Low output noise generation ■ High input noise immunity ■ Advanced o

文件：78.9 Kbytes 頁數(shù)：7 Pages

FAIRCHILD

仙童半導體

Octal 3-STATE Transceiver

General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Features ■ Input Hysteresis ■ Low output noise generation ■ High input noise immunity ■ Advanced o

文件：78.9 Kbytes 頁數(shù)：7 Pages

FAIRCHILD

仙童半導體

Octal 3-STATE Transceiver

General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Features ■ Input Hysteresis ■ Low output noise generation ■ High input noise immunity ■ Advanced o

文件：78.9 Kbytes 頁數(shù)：7 Pages

FAIRCHILD

仙童半導體

Octal D-Type Transparent Latch with 3-STATE Outputs

General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected direct

文件：57.27 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導體

Octal D-Type Transparent Latch with 3-STATE Outputs

General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected direct

文件：57.27 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導體

Octal D-Type Transparent Latch with 3-STATE Outputs

General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected direct

文件：57.27 Kbytes 頁數(shù)：6 Pages

FAIRCHILD

仙童半導體