2.5V PHASE LOCKED LOOP CLOCK DRIVER

FEATURES: ? PLL clock driver for DDR (Double Data Rate) synchronous DRAM applications ? Spread spectrum clock compatible ? Operating frequency: 60MHz to 220MHz ? Low jitter (cycle-to-cycle): ±50ps ? Distributes one differential clock input to four differential clock outputs ? Enters low po

文件：265.46 Kbytes 頁數(shù)：11 Pages

RENESAS

瑞薩

2.5V Phase Locked Loop Clock Driver

2.5V 1 to 4 differential clock distributor. ?Optimized for clock distribution in DDR SDRAM applications. ?Operating frequency: ?60MHZ to 220MHz ? PLL clock driver for DDR (Double Data Rate) synchronous DRAM applications\n? Spread spectrum clock compatible\n? Operating frequency: 60MHz to 220MHz\n? Low jitter (cycle-to-cycle): ±50ps\n? Distributes one differential clock input to four differential clock outputs\n? Enters low power mode and 3-;

Renesas

瑞薩

2.5V Phase Locked Loop Clock Driver

Renesas

瑞薩

Package：28-TSSOP（0.173"，4.40mm 寬）；包裝：卷帶（TR） 類別：集成電路（IC） 應(yīng)用特定時鐘/定時 描述：IC CLK BUF DDR 220MHZ 1CIRC

Renesas Electronics America Inc

Package：28-TSSOP（0.173"，4.40mm 寬）；包裝：卷帶（TR） 類別：集成電路（IC） 應(yīng)用特定時鐘/定時 描述：IC CLK BUF DDR 220MHZ 1CIRC

Renesas Electronics America Inc

Package：28-TSSOP（0.173"，4.40mm 寬）；包裝：卷帶（TR） 類別：集成電路（IC） 應(yīng)用特定時鐘/定時 描述：IC CLK BUF DDR 220MHZ 1CIRC

Renesas Electronics America Inc