Micropower Phase-Locked Loop

文件：310.21 Kbytes 頁數(shù)：14 Pages

NSC

國半

CMOS Micropower Phase Locked Loop

Description CD4046BMS CMOS Micropower Phase-Locked Loop (PLL) consists of a low power linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal input amplifier and a common comparator input. A 5.2V zener diode is provided for supply regulation if nece

文件：109.62 Kbytes 頁數(shù)：11 Pages

INTERSIL

CMOS Micropower Phase Locked Loop

Description\nCD4046BMS CMOS Micropower Phase-Locked Loop (PLL) consists of a low power linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal input amplifier and a common comparator input. A 5.2V zener diode is provided for supply regulation if necessar ? Very Low Power Consumption: 70μW (typ.) at VCO fo = 10kHz, VDD = 5V\n? Operating Frequency Range Up to 1.4 MHz (typ.) at VDD = 10V, RI = 5k?\n? Low Frequency Drift: 0.04%/oC (typ.) at VDD = 10V\n? Choice of Two Phase Comparators:\n- Exclusive-OR Network (I)\n- Edge-Controlled Memory Network wi;

Renesas

瑞薩

時鐘發(fā)生器/頻率合成器/PLL

TDSEMIC

拓電半導體