Jitter Cleaner and Clock Generator

GENERAL DESCRIPTION The AD9523 provides a low power, multi-output, clock distribution function with low jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 3.6 GHz to 4.0 GHz. FEATURES Output frequency:

文件：1.01127 Mbytes 頁數(shù)：60 Pages

AD

亞德諾

Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs

GENERAL DESCRIPTION The AD9523 provides a low power, multi-output, clock distribution function with low jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 3.6 GHz to 4.0 GHz. FEATURES Output frequency:

文件：879.28 Kbytes 頁數(shù)：60 Pages

AD

亞德諾

14路輸出、低抖動時鐘發(fā)生器

AD9523提供低功耗、多路輸出時鐘分配功能，具有低抖動性能，還配有片內(nèi)集成鎖相環(huán)(PLL)和電壓控制振蕩器(VCO)。片內(nèi)VCO的調(diào)諧頻率范圍為3.6 GHz至4.0 GHz。\n\n AD9523旨在滿足長期演進(LTE)和多載波GSM基站設(shè)計的時鐘要求。它依靠外部VCXO清除參考抖動，以滿足嚴格的低相位噪聲要求，從而獲得可接受的數(shù)據(jù)轉(zhuǎn)換器信噪比(SNR)性能。\n\n 輸入接收器、振蕩器和零延遲接收器支持單端和差分兩種操作。當連接到恢復的系統(tǒng)參考時鐘和VCXO時，器件產(chǎn)生1 MHz至1 GHz范圍內(nèi)的14路低噪聲輸出，以及一路來自輸入PLL (PLL1)的專用緩沖輸出 ? 下載示例代碼\n\n? 輸出頻率：<1 MHz至1 GHz\n\n? 啟動頻率精度：<±100 ppm（由VCXO參考精度決定）\n\n? 零延遲操作\n輸入至輸出邊沿時序：<±500 ps\n\n? 14 路輸出：可配置為LVPECL、LVDS、HSTL和LVCMOS\n\n? 14 個具有零抖動可調(diào)延遲的專用輸出分頻器;

ADI

亞德諾

Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs

GENERAL DESCRIPTION The AD9523 provides a low power, multi-output, clock distribution function with low jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 3.6 GHz to 4.0 GHz. FEATURES Output frequency:

文件：879.28 Kbytes 頁數(shù)：60 Pages

AD

亞德諾

Jitter Cleaner and Clock Generator

GENERAL DESCRIPTION The AD9523 provides a low power, multi-output, clock distribution function with low jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 3.6 GHz to 4.0 GHz. FEATURES Output frequency:

文件：1.01127 Mbytes 頁數(shù)：60 Pages

AD

亞德諾

Jitter Cleaner and Clock Generator

GENERAL DESCRIPTION The AD9523 provides a low power, multi-output, clock distribution function with low jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 3.6 GHz to 4.0 GHz. FEATURES Output frequency:

文件：1.01127 Mbytes 頁數(shù)：60 Pages

AD

亞德諾

Low Jitter Clock Generator

文件：1.0658 Mbytes 頁數(shù)：63 Pages

AD

亞德諾

Low Jitter Clock Generator

文件：840.33 Kbytes 頁數(shù)：60 Pages

AD

亞德諾

Low Jitter Clock Generator

文件：1.0658 Mbytes 頁數(shù)：63 Pages

AD

亞德諾

Low Jitter Clock Generator

文件：840.33 Kbytes 頁數(shù)：60 Pages

AD

亞德諾