MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

FEATURES ? Flexible, reconfigurable common platform design ? 4 DACs and 4 ADCs (4D4A) ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? DAC to ADC sample rate ratios of 1, 2, 3, and 4 ? On-chip PLL with multichip synchronization ? External RFCLK input

文件：4.87016 Mbytes 頁數(shù)：45 Pages

AD

亞德諾

MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

文件：122.88 Kbytes 頁數(shù)：3 Pages

AD

亞德諾

MxFE? 四通道 16 位 12GSPS RFDAC 和四通道 12 位 4GSPS RFADC

AD9081 混合信號(hào)前端（MxFE?）是一款高度集成的套件，具有四個(gè) 16 位、12 GSPS 最大采樣率、RF 數(shù)模轉(zhuǎn)換器（DAC）內(nèi)核，以及四個(gè) 12 位、4 GSPS 速率、RF 模數(shù)轉(zhuǎn)換器（ADC）內(nèi)核。AD9081 非常適合需要寬帶 ADC 和 DAC 來處理具有寬瞬時(shí)帶寬信號(hào)的應(yīng)用。該套件具有八個(gè)發(fā)送和八個(gè)接收通道，支持 24.75 Gbps/通道 JESD204C 或 15.5 Gbps/通道 JESD204B 標(biāo)準(zhǔn)。該套件還具有片內(nèi)時(shí)鐘乘法器，以及直接針對(duì) RF 應(yīng)用的寬帶或多頻帶數(shù)字信號(hào)處理（DSP）功能?？梢岳@過 DSP 數(shù)據(jù)路徑，以允許轉(zhuǎn)換器內(nèi)核與 JESD204 數(shù)據(jù) ? 靈活的可重新配置通用平臺(tái)設(shè)計(jì)\n\n? 4 個(gè)DAC 和 4 個(gè)ADC（4D4A）\n\n? 支持單頻段、雙頻段和多頻段\n\n? 數(shù)據(jù)路徑和 DSP 模塊可完全繞過\n\n? 1、2、3 和 4 的 DAC 與 ADC 采樣率之比\n\n? 具有多芯片同步功能的片內(nèi) PLL\n\n? 片外 PLL 的外部 RFCLK 輸入選項(xiàng)\n\n\n\n\n\n? 最大 DAC 采樣率高達(dá) 12 GSPS\n\n? 使用 JESD204C 的最大數(shù)據(jù)速率高達(dá) 12 GSPS\n\n? 可用的模擬帶寬高達(dá) 8 GHz\n\n\n\n? 最大 ADC 采樣率高達(dá) 4 GSPS\n\n? 使用 JESD2;

ADI

亞德諾

MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

FEATURES ? Flexible, reconfigurable common platform design ? 4 DACs and 4 ADCs (4D4A) ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? DAC to ADC sample rate ratios of 1, 2, 3, and 4 ? On-chip PLL with multichip synchronization ? External RFCLK input

文件：4.87016 Mbytes 頁數(shù)：45 Pages

AD

亞德諾

MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

FEATURES ? Flexible, reconfigurable common platform design ? 4 DACs and 4 ADCs (4D4A) ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? DAC to ADC sample rate ratios of 1, 2, 3, and 4 ? On-chip PLL with multichip synchronization ? External RFCLK input

文件：4.87016 Mbytes 頁數(shù)：45 Pages

AD

亞德諾

MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

FEATURES ? Flexible, reconfigurable common platform design ? 4 DACs and 4 ADCs (4D4A) ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? DAC to ADC sample rate ratios of 1, 2, 3, and 4 ? On-chip PLL with multichip synchronization ? External RFCLK input

文件：4.87016 Mbytes 頁數(shù)：45 Pages

AD

亞德諾

MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

FEATURES ? Flexible, reconfigurable common platform design ? 4 DACs and 4 ADCs (4D4A) ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? DAC to ADC sample rate ratios of 1, 2, 3, and 4 ? On-chip PLL with multichip synchronization ? External RFCLK input

文件：4.87016 Mbytes 頁數(shù)：45 Pages

AD

亞德諾

MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

FEATURES ? Flexible, reconfigurable common platform design ? 4 DACs and 4 ADCs (4D4A) ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? DAC to ADC sample rate ratios of 1, 2, 3, and 4 ? On-chip PLL with multichip synchronization ? External RFCLK input

文件：4.87016 Mbytes 頁數(shù)：45 Pages

AD

亞德諾

Quad, 16-Bit, 12 GSPS RF DAC with Wideband Channelizers

FEATURES ? Flexible, reconfigurable common platform design ? 4 DAC cores connected to various DSP and bypass datapaths ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? On-chip PLL with multichip synchronization ? External RFCLK input option for off-chi

文件：2.12554 Mbytes 頁數(shù)：25 Pages

AD

亞德諾

MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

FEATURES ? Flexible, reconfigurable common platform design ? 4 DACs and 4 ADCs (4D4A) ? Supports single, dual, and quad band ? Datapaths and DSP blocks are fully bypassable ? DAC to ADC sample rate ratios of 1, 2, 3, and 4 ? On-chip PLL with multichip synchronization ? External RFCLK input

文件：4.87016 Mbytes 頁數(shù)：45 Pages

AD

亞德諾