Quad, 16-/12-Bit nanoDAC with I2C Interface

GENERAL DESCRIPTION The AD5696 and AD5694, members of the nanoDAC+? family, are low power, quad, 16-/12-bit buffered voltage output DACs. The devices include a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The devices operate from a single 2.7 V to 5.5 V supply

文件：664.27 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

Quad, 16-/12-Bit nanoDAC with SPI Interface

文件：683.65 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

Full-featured evaluation board

文件：787.48 Kbytes 頁數(shù)：12 Pages

AD

亞德諾

內(nèi)置SPI接口的四通道、12位nanoDAC+?

AD5684屬于nanoDAC+?系列產(chǎn)品，是一款低功耗、四通道、16位緩沖電壓輸出DAC。該器件內(nèi)置增益選擇引腳，滿量程輸出為0V至VREF（增益 = 1）或0V至2VREF（增益 = 2）。它采用2.7 V至5.5 V單電源供電，通過設(shè)計保證單調(diào)性，并具有小于0.1% FSR的增益誤差和1.5 mV的失調(diào)誤差性能。提供3 mm × 3 mm LFCSP和TSSOP封裝。\n\n AD5684還內(nèi)置一個上電復(fù)位電路和一個RSTSEL引腳，確保DAC輸出上電至零電平或中量程，直到執(zhí)行一次有效的寫操作為止。此外所有器件均具有各通道獨立掉電特性，在掉電模式下，器件在3 V時的功耗 ? 高相對精度(INL)：12位時最大±1 LSB\n\n? 小型封裝：3 mm × 3 mm、16引腳LFCSP\n\n? 總不可調(diào)整誤差（TUE）：±0.1% FSR（最大值）\n\n? 失調(diào)誤差：±1.5 mV（最大值）\n\n? 增益誤差：±0.1% FSR（最大值）\n\n? 高驅(qū)動能力：20 mA，0.5 V（供電軌）\n\n? 用戶可選增益：1或2（GAIN引腳）;

ADI

亞德諾

Quad, 16-/12-Bit nanoDAC with I2C Interface

GENERAL DESCRIPTION The AD5696 and AD5694, members of the nanoDAC+? family, are low power, quad, 16-/12-bit buffered voltage output DACs. The devices include a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The devices operate from a single 2.7 V to 5.5 V supply

文件：664.27 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

Quad 16-/14-/12-Bit nanoDAC

GENERAL DESCRIPTION The AD5696R/AD5695R/AD5694R family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs. The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). All devic

文件：761.54 Kbytes 頁數(shù)：32 Pages

AD

亞德諾

Quad, 16-/14-/12-Bit nanoDAC

GENERAL DESCRIPTION The AD5686R/AD5685R/AD5684R, members of the nanoDAC+? family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs. The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1)

文件：830.95 Kbytes 頁數(shù)：32 Pages

AD

亞德諾

Quad, 16-/14-/12-Bit nanoDAC

GENERAL DESCRIPTION The AD5686R/AD5685R/AD5684R, members of the nanoDAC+? family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs. The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1)

文件：830.95 Kbytes 頁數(shù)：32 Pages

AD

亞德諾

Quad, 16-/14-/12-Bit nanoDAC

GENERAL DESCRIPTION The AD5686R/AD5685R/AD5684R, members of the nanoDAC+? family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs. The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1)

文件：830.95 Kbytes 頁數(shù)：32 Pages

AD

亞德諾

Quad, 16-/14-/12-Bit nanoDAC

GENERAL DESCRIPTION The AD5686R/AD5685R/AD5684R, members of the nanoDAC+? family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs. The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1)

文件：830.95 Kbytes 頁數(shù)：32 Pages

AD

亞德諾