絲?。?a target="_blank" title="Marking" href="/ics8725by-01/marking.html">ICS8725BY-01；Package：LQFP；ICS8725B-01

Features ? Five differential HSTL output pairs ? Selectable differential CLKx/nCLKx input pairs ? CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL ? Output frequency range: 31.25MHz to 700MHz ? Input frequency range: 31.25MHz to 700MHz ? VC

文件：873.13 Kbytes 頁數(shù)：20 Pages

RENESAS

瑞薩

AUDIO ANALOG 4 PAIR 20AWG, BELDFOIL, LSZH

Product Description ANALOG AUDIO 4 PAIR 20AWG/0.5mm2, BELDFOIL, LSZH

文件：343.59 Kbytes 頁數(shù)：3 Pages

BELDEN

百通

AUDIO ANALOG 4 PAIR 20AWG, BELDFOIL, LSZH

Product Description ANALOG AUDIO 4 PAIR 20AWG/0.5mm2, BELDFOIL, LSZH

文件：343.59 Kbytes 頁數(shù)：3 Pages

BELDEN

百通

DMM Temperature Adaptor

文件：145.36 Kbytes 頁數(shù)：1 Pages

EXTECH

Temperature Probes

文件：180.74 Kbytes 頁數(shù)：1 Pages

EXTECH

20 AWG stranded (7x28) TC conductors, polypropylene insulation

文件：99.68 Kbytes 頁數(shù)：3 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

20 AWG stranded (7x28) TC conductors, polypropylene insulation

文件：99.68 Kbytes 頁數(shù)：3 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

Differential-to-HSTL Zero Delay Clock Generator

The 8725B-01 is a highly versatile 1:5 Differentialto- HSTL clock generator and a member of the HiPerClockS? family of High Performance Clock Solutions from IDT. The 8725B-01 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency ran ? Five differential HSTL output pairs\n? CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL\n? Input frequency range: 31.25MHz to 700MHz\n? External feedback for \"zero delay\" clock regeneration with configurable frequencies\n? Static phase offset: 1;

Renesas

瑞薩

Differential to HSTL Zero Delay Buffer Clock Generator

The 8725B-21 is a highly versatile 1:1 Differential-to-HSTL Clock Generator. The CLK, nCLK pair can accept most standard differential input levels. The 8725B-21 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz ? One differential HSTL output pairOne differential feedback output pair\n? Differential CLK, nCLK input pair\n? CLK, nCLK pair can accept the following differentialinput levels: LVPECL, LVDS, HSTL, HCSL, SSTL\n? Output frequency range: 31.25MHz to 630MHz\n? Input frequency range: 31.25MHz to 630MHz;

Renesas

瑞薩

IC CLOCK GEN ZD HSTL 20-SOIC

Renesas

瑞薩