<thead id="6dxzi"><s id="6dxzi"></s></thead>

    <strike id="6dxzi"><object id="6dxzi"><label id="6dxzi"></label></object></strike>

      <track id="6dxzi"><b id="6dxzi"></b></track>
    <th id="6dxzi"><input id="6dxzi"></input></th>

    <i id="6dxzi"><nobr id="6dxzi"></nobr></i>
    型號下載 訂購功能描述制造商 上傳企業(yè)LOGO

    ZL8101ALAF

    絲?。?strong>8101;Package:32LdQFN;Adaptive Digital DC/DC PWM Controller with Auto Compensation

    文件:1.57394 Mbytes 頁數(shù):36 Pages

    RENESAS

    瑞薩

    ZL8101ALAFT

    絲?。?strong>8101;Package:32LdQFN;Adaptive Digital DC/DC PWM Controller with Auto Compensation

    文件:1.57394 Mbytes 頁數(shù):36 Pages

    RENESAS

    瑞薩

    ZL8101ALAFTK

    絲?。?strong>8101;Package:32LdQFN;Adaptive Digital DC/DC PWM Controller with Auto Compensation

    文件:1.57394 Mbytes 頁數(shù):36 Pages

    RENESAS

    瑞薩

    8101602EA

    絲?。?a target="_blank" title="Marking" href="/8101602ea/marking.html">8101602EA;Package:CDIP;CMOS Presettable Up/Down Counter

    Features: ? Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ? Binary or d

    文件:1.02221 Mbytes 頁數(shù):22 Pages

    TI

    德州儀器

    8101801EA

    絲?。?a target="_blank" title="Marking" href="/8101801ea/marking.html">8101801EA;Package:CDIP(J);CD405xB CMOS Single 8-Channel Analog Multiplexer or Demultiplexer With Logic-Level Conversion

    1 Features ? Wide range of digital and analog signal levels: – Digital: 3V to 20V – Analog: ≤ 20VP-P ? Single supply range : 3V to 20V (performance degrades for VDD

    文件:1.65707 Mbytes 頁數(shù):40 Pages

    TI

    德州儀器

    8101801EA

    絲?。?a target="_blank" title="Marking" href="/8101801ea/marking.html">8101801EA;Package:CDIP;CD405xB CMOS Single 8-Channel Analog Multiplexer or Demultiplexer With Logic-Level Conversion

    1 Features ? Wide range of digital and analog signal levels: – Digital: 3 V to 20 V – Analog: ≤ 20 VP-P ? Low ON resistance, 125 Ω (typical) over 15 VP-P signal input range for VDD – VEE = 18 V ? High OFF resistance, channel leakage of ±100 pA (typical) at VDD – VEE = 18 V ? Logic-level co

    文件:1.72366 Mbytes 頁數(shù):48 Pages

    TI

    德州儀器

    8101801EA

    絲?。?a target="_blank" title="Marking" href="/8101801ea/marking.html">8101801EA;Package:CDIP;CD405xB CMOS Single 8-Channel Analog Multiplexer or Demultiplexer With Logic-Level Conversion

    1 Features ? Wide range of digital and analog signal levels: – Digital: 3 V to 20 V – Analog: ≤ 20 VP-P ? Low ON resistance, 125 Ω (typical) over 15 VP-P signal input range for VDD – VEE = 18 V ? High OFF resistance, channel leakage of ±100 pA (typical) at VDD – VEE = 18 V ? Logic-level co

    文件:1.66329 Mbytes 頁數(shù):42 Pages

    TI

    德州儀器

    CD4029BF3A

    絲?。?a target="_blank" title="Marking" href="/8101602ea/marking.html">8101602EA;Package:CDIP;CMOS Presettable Up/Down Counter

    Features: ? Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ? Binary or d

    文件:1.02221 Mbytes 頁數(shù):22 Pages

    TI

    德州儀器

    CD4029BF3A.A

    絲?。?a target="_blank" title="Marking" href="/8101602ea/marking.html">8101602EA;Package:CDIP;CMOS Presettable Up/Down Counter

    Features: ? Medium-speed operation . . . 8 MHz (typ.) @Cy_ = 50 pF and Vpp—Vgg = 10 V # Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times = “Preset Enable” and individual “Jam” inputs provided ? Binary or d

    文件:1.02221 Mbytes 頁數(shù):22 Pages

    TI

    德州儀器

    CD4035BF3A

    絲?。?a target="_blank" title="Marking" href="/8101701ea/marking.html">8101701EA;Package:CDIP;CMOS 4-Stage Parallel In/Parallel Out Shift Register

    Features: ? 4-Stage clocked shift operation # Synchronous parallel entry on all 4 stages a JK inputs on first stage ? Asynchronous True/Complement control on all outputs ? Static flip-flop operation; Master-slave configuration ? Buffered inputs and outputs ? High speed — 12

    文件:710.52 Kbytes 頁數(shù):17 Pages

    TI

    德州儀器

    詳細(xì)參數(shù)

    • 型號:

      8101

    • 制造商:

      Intersil Corporation

    • 功能描述:

      ADAPTIVE DIGITAL DC-DC CONTROLLER W/ CURRENT SHARING AND AUT - Rail/Tube

    • 功能描述:

      IC REG CNTRLR BUCK PWM 32-QFN

    • 制造商:

      Intersil

    • 功能描述:

      Digital DC-DC Cntlr w/ Current Sharing

    供應(yīng)商型號品牌批號封裝庫存備注價(jià)格
    ZILKER
    24+
    QFN-32
    5000
    只做原裝公司現(xiàn)貨
    詢價(jià)
    Intersil
    1716+
    ?
    11520
    只做原裝進(jìn)口,假一罰十
    詢價(jià)
    INTERSIL
    23+
    NA
    111
    專做原裝正品,假一罰百!
    詢價(jià)
    Intersil
    24+
    32-QFN(5x5)
    66800
    原廠授權(quán)一級代理,專注汽車、醫(yī)療、工業(yè)、新能源!
    詢價(jià)
    Intersil
    24+
    32-QFN(5x5)
    65300
    一級代理/放心采購
    詢價(jià)
    Intersil
    1931+
    N/A
    660
    加我qq或微信,了解更多詳細(xì)信息,體驗(yàn)一站式購物
    詢價(jià)
    RENESAS(瑞薩)/IDT
    2447
    QFN-32(5x5)
    105000
    60個(gè)/管一級代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期
    詢價(jià)
    INTERSIL
    25+
    QFN-32
    932
    就找我吧!--邀您體驗(yàn)愉快問購元件!
    詢價(jià)
    RENESAS(瑞薩)/IDT
    2021+
    QFN-32(5x5)
    499
    詢價(jià)
    INTERSIL
    2022+
    60
    6600
    只做原裝,假一罰十,長期供貨。
    詢價(jià)
    更多8101供應(yīng)商 更新時(shí)間2026-1-22 10:20:00

    <thead id="6dxzi"><s id="6dxzi"></s></thead>

      <strike id="6dxzi"><object id="6dxzi"><label id="6dxzi"></label></object></strike>

        <track id="6dxzi"><b id="6dxzi"></b></track>
      <th id="6dxzi"><input id="6dxzi"></input></th>

      <i id="6dxzi"><nobr id="6dxzi"></nobr></i>
      美女扒开尿口让 | 日本三级高清视频组 | 国产一级一片免费播放 | 日韩欧美中出 | 奇米影视四色中文字幕 | 中文字幕综合 | 91极品视觉盛宴 | 美女被操逼| 国产日韩AV在线 | 成人做爰A片免费看网站网豆传媒 |