LOW POWER SCHOTTKY

The SN74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of t

文件：109.01 Kbytes 頁(yè)數(shù)：8 Pages

ONSEMI

安森美半導(dǎo)體

8-Bit Parallel-Out Serial-In Shift Registers

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

文件：76.54 Kbytes 頁(yè)數(shù)：6 Pages

HITACHIHitachi Semiconductor

日立日立公司

8-Bit Serial-Input/Parallel-Output Shift Register

This 8-bit shift register features gated serial inputs and an asynchronous reset. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip flop to the low level at the next clock puls

文件：36.46 Kbytes 頁(yè)數(shù)：4 Pages

SLS

Low Power Schottky Logic

Features Aysnchronous Master Reset Gated Serial Data Input Fully Synchronous Data Transfers Direct drop-in replacement for obsolete components in long term programs. Industrial temperature range.

文件：333.58 Kbytes 頁(yè)數(shù)：5 Pages

SS

Serial -In Parallel-Out Shift Register

? Typical Shift Frequency of 35 MHz ? Asynchronous Master Reset ? Gated Serial Data Input ? Fully Synchronous Data Transfers ? Input Clamp Diodes Limit High Speed Termination Effects ? ESD > 3500 Volts

文件：231.39 Kbytes 頁(yè)數(shù)：7 Pages

SOLIDSTATE

Low Power Schottky Logic

Features Aysnchronous Master Reset Gated Serial Data Input Fully Synchronous Data Transfers Direct drop-in replacement for obsolete components in long term programs. Industrial temperature range.

文件：333.58 Kbytes 頁(yè)數(shù)：5 Pages

SS

8-Bit Parallel In/Serial Output Shift Registers

General Description This device is an 8-bit serial shift register which shifts data in the direction of QA toward QH when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also featur

文件：151.32 Kbytes 頁(yè)數(shù)：6 Pages

SOLIDSTATE

8-Bit Parallel In/Serial Output Shift Registers

General Description This device is an 8-bit serial shift register which shifts data in the direction of QA toward QH when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also featur

文件：151.29 Kbytes 頁(yè)數(shù)：6 Pages

SYC

8-Bit Parallel In/Serial Output Shift Registers

General Description This device is an 8-bit serial shift register which shifts data in the direction of QA toward QH when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature

文件：73.31 Kbytes 頁(yè)數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

8-BIT SHIFT REGISTERS

The SN54L/74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54/74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified. The LS166 is a parallel-in or serial-in, serial-

文件：106.68 Kbytes 頁(yè)數(shù)：4 Pages

MOTOROLA

摩托羅拉