Thin Panel Bushings

文件：117.56 Kbytes 頁數(shù)：1 Pages

HEYCO

OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

PRODUCT DESCRIPTION The ADN2811 provides the receiver functions of quantization, signal level detect, and clock and data recovery at OC-48 and OC-48 FEC rates. All SONET jitter requirements are met, including jitter transfer, jitter generation, and jitter tolerance. All specifications are quoted

文件：359.97 Kbytes 頁數(shù)：16 Pages

AD

亞德諾

OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

文件：485.78 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

OC-48/OC-48 FEC Clock and Data Recovery

FEATURES Meets SONET requirements for jitter transfer/generation/ tolerance Quantizer sensitivity: 4 mV typical Adjustable slice level: ±100 mV 1.9 GHz minimum bandwidth Patented clock recovery architecture Loss of signal detect range: 3 mV to 15 mV Single reference clock frequency for both nati

文件：340.22 Kbytes 頁數(shù)：20 Pages

AD

亞德諾