2.488Gb/s SONET/SDH STS-48/STM-16 Section Terminator

General Description The VSC8151 is a 2.488Gb/s Section Termination device which both monitors and modifies the section and line overhead of a received SONET/SDH signal, and can generate AIS-L maintenance signals for trouble sec tionalization. These features allow all section termination r

文件：471.75 Kbytes 頁數(shù)：30 Pages

VITESSE

2.488Gb/s SONET/SDH STS-48/STM-16 Section Terminator

General Description The VSC8151 is a 2.488Gb/s Section Termination device which both monitors and modifies the section and line overhead of a received SONET/SDH signal, and can generate AIS-L maintenance signals for trouble sec tionalization. These features allow all section termination r

文件：471.75 Kbytes 頁數(shù)：30 Pages

VITESSE

2.488 Gbit/sec SONET/SDH 1:16 Demux with Clock Recovery

General Description The VSC8162 combines a clock recovery unit (CRU) with a 1:16 demultiplexer on a single chip to directly generate 16-bit wide data from an incoming 2.488Gb/s NRZ data stream. An on-chip Phase Locked Loop (PLL) generates a 2.488GHz clock which remains phase locked to the incomin

文件：151.3 Kbytes 頁數(shù)：20 Pages

VITESSE

OC-48 16:1 SONET/SDH MUX with Clock Generator

General Description The VSC8163 is a 16:1 multiplexer with integrated clock generator for use in SONET/SDH systems operating at a 2.48832Gb/s data rate. The internal clock generator uses a Phase-Locked Loop (PLL) to multiply either a 77.76MHz or 155.52MHz reference clock in order to provide the 2

文件：191.96 Kbytes 頁數(shù)：20 Pages

VITESSE

OC-48 16:1 SONET/SDH MUX with Clock Generator

General Description The VSC8163 is a 16:1 multiplexer with integrated clock generator for use in SONET/SDH systems operating at a 2.48832Gb/s data rate. The internal clock generator uses a Phase-Locked Loop (PLL) to multiply either a 77.76MHz or 155.52MHz reference clock in order to provide the 2

文件：191.96 Kbytes 頁數(shù)：20 Pages

VITESSE

2.488 Gbit/sec 1:16 SONET/SDH Demux with Clock Recovery

General Description The VSC8166 demultiplexes a 2.488Gbp/s LVPECL serial input datastream (DI+) to 16-bit wide, LVPECL 155Mb/s parallel data outputs (D0:D15+) for SONET/SDH applications. It has an integrated clock and data recovery unit with an on-chip PLL that internally generates a 2.488GHz clo

文件：171.79 Kbytes 頁數(shù)：16 Pages

VITESSE

OC-48 (FEC) 16:1 SONET/SDH MUX with Clock Generator

General Description The VSC8169 is a 16:1 multiplexer with integrated clock generator for use in SONET/SDH systems operating at a standard 2.48832Gb/s data rate or a forward error correction (FEC) data rate up to 2.7Gb/s. Features ? 16:1 Multiplexer Up to 2.7Gb/s ? Targeted for SONET OC-4

文件：185.33 Kbytes 頁數(shù)：18 Pages

VITESSE

OC-48 (FEC) 16:1 SONET/SDH MUX with Clock Generator

General Description The VSC8169 is a 16:1 multiplexer with integrated clock generator for use in SONET/SDH systems operating at a standard 2.48832Gb/s data rate or a forward error correction (FEC) data rate up to 2.7Gb/s. Features ? 16:1 Multiplexer Up to 2.7Gb/s ? Targeted for SONET OC-4

文件：185.33 Kbytes 頁數(shù)：18 Pages

VITESSE

SONET/SDH 16:1 Mux with CMU

Introduction Vitesse Semiconductor offers a complete line of physical layer serializer/deserializer devices for use in a broad range of SONET OC-192 / SDH STM-64 and forward error correction applications. Vitesse has leveraged production proven technology to develop a family of chip sets that sup

文件：246.53 Kbytes 頁數(shù)：2 Pages

VITESSE

SONET/SDH 16:1 Mux with CMU

Introduction Vitesse Semiconductor offers a complete line of physical layer serializer/deserializer devices for use in a broad range of SONET OC-192 / SDH STM-64 and forward error correction applications. Vitesse has leveraged production proven technology to develop a family of chip sets that sup

文件：246.53 Kbytes 頁數(shù)：2 Pages

VITESSE