Synchronous DRAM(8M X 8 Bit X 4 Banks)

文件：545.6 Kbytes 頁數：8 Pages

A-DATA

威剛科技

Synchronous DRAM(8M X 8 Bit X 4 Banks)

文件：545.6 Kbytes 頁數：8 Pages

A-DATA

威剛科技

Synchronous DRAM(8M X 8 Bit X 4 Banks)

文件：545.6 Kbytes 頁數：8 Pages

A-DATA

威剛科技

Synchronous DRAM 8M x 8 Bit x 4 Banks

General Description\nThe VDS8608A8A are four-bank Synchronous DRAMs organized as 8,388,608 words x 8 bits x 4 banks. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst len ?JEDEC standard LVTTL 3.3V power supply\n?MRS Cycle with address key programs\n-CAS Latency (2 & 3)\n-Burst Length (1,2,4,8,& full page)\n-Burst Type (sequential & Interleave)\n?4 banks operation\n?All inputs are sampled at the positive edge of the system clock\n?Burst Read single write operation\n?;

ADATA

威剛科技