絲印：V32；Package：SOT753；Single 2-input OR gate

1. General description The 74LVC1G32 is a single 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower inp

文件：255.33 Kbytes 頁數(shù)：16 Pages

NEXPERIA

安世

絲?。?strong>V32；Package：SOT753；Single 2-input OR gate

General description The 74LVC1G32 is a single 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input ri

文件：282.32 Kbytes 頁數(shù)：17 Pages

NEXPERIA

安世

絲?。?strong>V32；Package：SC-74A；Single 2-input OR gate

1. General description The 74LVC1G32-Q100 is a single 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slowe

文件：217.28 Kbytes 頁數(shù)：12 Pages

NEXPERIA

安世

絲印：V32；Package：SC-74A；Single 2-input OR gate

1. General description The 74LVC1G32-Q100 is a single 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slowe

文件：242.86 Kbytes 頁數(shù)：14 Pages

NEXPERIA

安世

絲?。?strong>V32；Package：SOT765-1；Dual 2-input OR gate

1. General description The 74LVC2G32 is a dual 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input

文件：287.18 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲印：V32；Package：SOT505-2；Dual 2-input OR gate

1. General description The 74LVC2G32 is a dual 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input

文件：287.18 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲?。?strong>V32；Package：SOT833-1；Dual 2-input OR gate

1. General description The 74LVC2G32 is a dual 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input

文件：287.18 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲?。?strong>V32；Package：SOT-23；Small Signal Zener Diodes, Dual

FEATURES ? Dual silicon planar Zener diodes, common cathode ? The Zener voltages are graded according to the international E24 standard. Standard Zener voltage tolerance is ± 5 . Replace “C” with “B” for 2 tolerance ? The parameters are valid for both diodes in one case.?VZ and Rzj of the two

文件：119.89 Kbytes 頁數(shù)：8 Pages

VISHAYVishay Siliconix

威世威世科技公司

絲?。?strong>V32；Package：SC-88A；TinyLogic ULP-A 2-Input OR Gate

The NC7SV32 is a single 2?Input OR Gate in tiny footprint packages. The device is designed to operate for VCC = 0.9 V to 3.6 V. Features ? Designed for 0.9 V to 3.6 V VCC Operation ? 1.6 ns tPD at 3.3 V (Typ) ? Inputs/Outputs Over?Voltage Tolerant up to 3.6 V ? IOFF Supports Partial Power

文件：388.17 Kbytes 頁數(shù)：10 Pages

ONSEMI

安森美半導(dǎo)體

絲印：V32；Package：VSSOP8；Dual 2-input OR gate

文件：786.97 Kbytes 頁數(shù)：14 Pages

NEXPERIA

安世