絲?。?strong>V14；Package：SOT753；Single Schmitt-trigger inverter

1. General description The 74LVC1G14 is a single inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down ap

文件：290.39 Kbytes 頁數(shù)：19 Pages

NEXPERIA

安世

絲?。?strong>V14；Package：SC-74A；Single Schmitt trigger inverter

1. General description The 74LVC1G14-Q100 is a single inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power do

文件：280.68 Kbytes 頁數(shù)：17 Pages

NEXPERIA

安世

絲?。?strong>V14；Package：SC-74A；Single Schmitt trigger inverter

1. General description The 74LVC1G14-Q100 is a single inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power do

文件：253.79 Kbytes 頁數(shù)：15 Pages

NEXPERIA

安世

絲?。?strong>V14；Package：SOT457；Dual inverting Schmitt trigger with 5 V tolerant input

1. General description The 74LVC2G14 is a dual inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down app

文件：266.8 Kbytes 頁數(shù)：17 Pages

NEXPERIA

安世

絲?。?strong>V14；Package：SOT765-1；Triple inverting Schmitt trigger with 5 V tolerant input

1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use

文件：277.21 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲印：V14；Package：SOT505-2；Triple inverting Schmitt trigger with 5 V tolerant input

1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use

文件：277.21 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲?。?strong>V14；Package：SOT833-1；Triple inverting Schmitt trigger with 5 V tolerant input

1. General description The 74LVC3G14 provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use

文件：277.21 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲印：V14；Package：SOT-23；Small Signal Zener Diodes, Dual

FEATURES ? Dual silicon planar Zener diodes, common cathode ? The Zener voltages are graded according to the international E24 standard. Standard Zener voltage tolerance is ± 5 . Replace “C” with “B” for 2 tolerance ? The parameters are valid for both diodes in one case.?VZ and Rzj of the two

文件：119.89 Kbytes 頁數(shù)：8 Pages

VISHAYVishay Siliconix

威世威世科技公司

絲?。?strong>V14；Package：SC-88A；TinyLogic ULP-A Inverter with Schmitt-Trigger Input

The NC7SV14 is a single inverter with Schmitt?Trigger Input in tiny footprint packages. The device is designed to operate for VCC = 0.9 V to 3.6 V. Features ? Designed for 0.9 V to 3.6 V VCC Operation ? 2.0 ns tPD at 3.3 V (Typ) ? Inputs/Outputs Over?Voltage Tolerant up to 3.6 V ? IOFF Su

文件：336.5 Kbytes 頁數(shù)：10 Pages

ONSEMI

安森美半導(dǎo)體

絲?。?strong>V14；Package：SC-88；TinyLogic ULP-A Dual Inverter with Schmitt-Trigger Input

The NC7WV14 is a dual inverter with Schmitt?trigger input in tiny footprint packages. The device is designed to operate for VCC = 0.9 V to 3.6 V. Features ? Designed for 0.9 V to 3.6 V VCC Operation ? 2.2 ns tPD at 3.3 V (Typ) ? Inputs/Outputs Over?Voltage Tolerant up to 3.6 V ? IOFF Suppo

文件：176.38 Kbytes 頁數(shù)：10 Pages

ONSEMI

安森美半導(dǎo)體