Current Regulator Diode

Features ? InterFET N0016H Geometry ? Low Noise: 5 nV/√Hz Typical ? Low Capacitance: 2pF Typical ? RoHS Compliant ? SMT, TH, and Bare Die Package options. Applications ? Current Regulation ? Current Limiting ? Biasing Description The 50V InterFET U553, U554, and U555 JFET’s are tar

文件：482.55 Kbytes 頁數(shù)：3 Pages

INTERFET

JFET

InterFET

SINGLE TIMING CIRCUIT

GENERAL DESCRIPTION - The I'A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both

文件：270.82 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

SINGLE TIMING CIRCUIT

GENERAL DESCRIPTION - The I'A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both

文件：270.82 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

SINGLE TIMING CIRCUIT

GENERAL DESCRIPTION - The I'A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both

文件：270.82 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體