LOW POWER DUAL CMOS TIMERS

DESCRIPTION The TS556 is a dual CMOS timer which offers very low consumption (Icc(TYP) TS556 = 220μA at VCC=+5V versus Icc(TYP) NE556 = 6mA) and high frequency ff(max.) TS556 = 2.7MHz versus f(max.) NE556 = 0.1 MHz) Thus, either in Monostable or Astable mode, timing remains very accurate. The T

文件：98.04 Kbytes 頁數(shù)：11 Pages

STMICROELECTRONICS

意法半導體

Current Regulator Diode

Features ? InterFET N0016H Geometry ? Low Noise: 5 nV/√Hz Typical ? Low Capacitance: 2pF Typical ? RoHS Compliant ? SMT, TH, and Bare Die Package options. Applications ? Current Regulation ? Current Limiting ? Biasing Description The 50V InterFET U556 and U557 JFET’s are targeted f

文件：480.29 Kbytes 頁數(shù)：3 Pages

INTERFET

DUAL TIMER

DESCRIPTION The UTC LM556 dual monolithic circuit is a highly stable controller capable of producing accurate delays or oscillation. The UTC LM556 is the dual of UTC NE555; timing is provided an external resistor and capacitor for each function. The two timers operate independently of each other,

文件：49.53 Kbytes 頁數(shù)：3 Pages

UTC

友順

DUAL TIMER

DESCRIPTION The UTC NE556 dual monolithic circuit is a highly stable controller capable of producing accurate delays or oscillation. The UTC NE556 is the dual of UTC NE555; timing is provided an external resistor and capacitor for each function. The two timers operate independently of each other,

文件：49.49 Kbytes 頁數(shù)：3 Pages

UTC

友順