90MHz 30Bits COLOR LVDS Receiver

General Description The THC63LVD104A receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to WXGA resolutions. The THC63LVD104A converts the LVDS data streams back into 35bits of CMOS/TTL data with rising edge or falling edge clock for conveni

文件：85.42 Kbytes 頁數(shù)：13 Pages

THINE

90MHz 30Bits COLOR LVDS Receiver

General Description\nThe THC63LVD104A receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to WXGA resolutions. The THC63LVD104A converts the LVDS data streams back into 35bits of CMOS/TTL data with rising edge or falling edge clock for convenient ? Wide dot clock range: 8-90MHz suited for NTSC,VGA, SVGA, XGA, and WXGA\n? PLL requires no external components\n? 50% output clock duty cycle\n? TTL clock edge programmable\n? Power down mode\n? Low power single 3.3V CMOS design\n? 64pin TQFP\n? Backward compatible with THC63LVDF64x (18bits) / ;

THine

賽恩

90MHz 30Bits COLOR LVDS Receiver

General Description The THC63LVD104A receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to WXGA resolutions. The THC63LVD104A converts the LVDS data streams back into 35bits of CMOS/TTL data with rising edge or falling edge clock for conveni

文件：85.42 Kbytes 頁數(shù)：13 Pages

THINE

112MHz 30Bits COLOR LVDS Receiver

General Description The THC63LVD104C receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions. The THC63LVD104C converts the LVDS data streams back into 35bits of CMOS/TTL data with the choice of the rising edge or falling edge

文件：126.29 Kbytes 頁數(shù)：13 Pages

THINE

112MHz 30Bits Color LVDS Receiver

General Description The THC63LVD104S receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions. The THC63LVD104S converts the LVDS data streams back into 35bits of CMOS/TTL data with rising edge or falling edge clock for conveni

文件：143.26 Kbytes 頁數(shù)：12 Pages

THINE

112MHz 30Bits COLOR LVDS Receiver

文件：273.36 Kbytes 頁數(shù)：14 Pages

THINE

112MHz 30Bits Color LVDS Receiver

General Description\nThe THC63LVD104S receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions. The THC63LVD104S converts the LVDS data streams back into 35bits of CMOS/TTL data with rising edge or falling edge clock for convenient ? Wide dot clock range: 8-112MHz suited for NTSC, VGA, SVGA, XGA, and SXGA\n? PLL requires no external components\n? 50% output clock duty cycle\n? TTL clock edge and position programmable(3 step)\n? Power down mode\n? Low power single 2.5V CMOS design\n? TQFP 64pin\n? Pin compatible with THC63L;

THine

賽恩

LVDS Receiver

CEL

Package：64-TQFP；包裝：托盤 功能：解串器 類別：集成電路（IC） 串行器，解串器 描述：IC DESERIALIZER SNGL LVDS 64TQFP

THine Solutions, Inc.

Package：64-TQFP；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 功能：解串器 類別：集成電路（IC） 串行器，解串器 描述：IC DESERIALIZER SNGL LVDS 64TQFP

THine Solutions, Inc.