Secure MCU with 32-bit ARM? SecurCore SC300 CPU and high-density Flash memory

文件：170.82 Kbytes 頁數(shù)：4 Pages

STMICROELECTRONICS

意法半導(dǎo)體

32位ARM? SecurCore? SC300，具有用于安全元件或SIM-SWP的SWP

The device is a serial access microcontroller designed for secure mobile applications. It incorporates the most recent generation of ARM? processors for embedded secure systems. Its SecurCore? SC300? 32-bit RISC core is built on the Cortex? M3 core with additional security features to help to protec ? Hardware features \n ?ARM? SecurCore? SC300? 32-bit RISC core cadenced at 25 MHz \n ?30 Kbytes of user RAM \n ?Up to 1280 Kbytes of user Flash memory with OTP area \n ?Asynchronous receiver transmitter supporting ISO/IEC 7816-3 T=0 and T=1 protocols (Slave mode supported) \n ?Single wire protocol ;

ST

意法半導(dǎo)體

Secure MCU with 32-bit ARM? SecurCore? SC300? CPU,SWP interface and high-density Flash memory, automotive grade

Features Hardware features ? ARM? SecurCore? SC300? 32-bit RISC core cadenced at 25 MHz ? 30 Kbytes of user RAM ? Up to 1280 Kbytes of user Flash memory with OTP area ? Asynchronous receiver transmitter supporting ISO/IEC 7816-3 T=0 and T=1 protocols (Slave mode supported) ? Single wire

文件：181.82 Kbytes 頁數(shù)：6 Pages

STMICROELECTRONICS

意法半導(dǎo)體

M2M industrial secure MCU with 32-bit ARM? SecurCore? SC300??CPU and high-density Flash memory

文件：207.62 Kbytes 頁數(shù)：6 Pages

STMICROELECTRONICS

意法半導(dǎo)體

32位ARM? SecurCore? SC300，針對M2M進(jìn)行了優(yōu)化

The ST33GxxxM are serial access microcontrollers designed for machine-to-machine (M2M) applications in the industrial environment. They incorporate the most recent generation of ARM? processors for embedded secure systems. Their SecurCore? SC300? 32-bit RISC core is built on the Cortex? M3 core with ? Hardware features \n ?ARM? SecurCore? SC300? 32-bit RISC core cadenced at 25 MHz \n ?Operating temperature: –40 to 105 °C \n ?30 Kbytes of user RAM \n ?Up to 1280 Kbytes of user Flash memory with OTP area \n ?Asynchronous receiver transmitter supporting ISO/IEC 7816-3 T=0 and T=1 protocols (Slave ;

ST

意法半導(dǎo)體

32bit ARM SC300 secure core for SIM

The ST33G1M2SC is a serial access microcontroller designed for secure mobile applications that incorporates the most recent generation of ARM? processors for embedded secure systems. Its SecurCore? SC300? 32-bit RISC core is built on the Cortex? M3 core with additional security features to help to p ? Hardware features\n? ARM? SecurCore? SC300? 32-bit RISC core cadenced at 25 MHz\n? 30 Kbytes of User RAM\n? Up to 1280 Kbytes of User Flash memory with OTP area\n? Asynchronous receiver transmitter supporting ISO/IEC 7816-3 T=0 and T=1 protocols (Slave mode supported)\n? Serial peripheral interfac;

ST

意法半導(dǎo)體