FemtoClock Clock Generator

Features ? Low power, less than 1.4W typical ? Low jitter, less than 100 fs-RMS ? PCIe Gen 1-6 CC, SRIS, and SRNS support ? Up to six fractional output dividers and 12 integer output dividers ? Each fractional output divider is free-run and locked to APLL ? Each fractional output divider c

文件：2.60276 Mbytes 頁(yè)數(shù)：48 Pages

RENESAS

瑞薩

FemtoClock Clock Generator

The RC22112A regenerates and distributes ultra-low jitter clock outputs and features up to 6 independent frequency domains that can be locked to a free-run crystal or oscillator. The device supports multiple independent reference clocks for high-speed serial links. Input-to-input, input-to-output an ? Low power, less than 1.4W typical\n? Low jitter, less than 100 fs-RMS\n? PCIe Gen 1-6 CC, SRIS and SRNS support\n? Up to six fractional output dividers and 12 integer output dividers\n? Each fractional output divider is free-run and locked to APLL\n? Each fractional output divider can be configure;

Renesas

瑞薩

RCA Jack, Dual, Rt Angle, PCB Mount, Vert

文件：30.75 Kbytes 頁(yè)數(shù)：1 Pages

CUI

1-4 Poles Coded Rotary Switches

文件：379.73 Kbytes 頁(yè)數(shù)：4 Pages

ITT

1-4 Poles Coded Rotary Switches

文件：379.73 Kbytes 頁(yè)數(shù)：4 Pages

ITT