2 to 5 Series Li-ion Battery Manager

1.1 Features ? Fully integrated battery management solution with battery capacity measurement and programmable protection capability. ? Supports up to 5 Li-ion or Li-Polymer battery cells in series. ? Integrated with Renesas Ultra Low Power RL78 CPU core for multi-function process ? Memory Co

文件：5.17451 Mbytes 頁(yè)數(shù)：58 Pages

RENESAS

瑞薩

120-MHz 32-bit RX MCU, on-chip double-precision FPU, 698 CoreMark

Features ■ 32-bit RXv3 CPU core ? Maximum operating frequency: 120 MHz Capable of 698 CoreMark in operation at 120 MHz ? Double-precision 64-bit IEEE-754 floating point ? A collective register bank save function is available. ? Supports the memory protection unit (MPU) ? JTAG and FINE (one-

文件：2.04247 Mbytes 頁(yè)數(shù)：175 Pages

RENESAS

瑞薩

High-performance 200 MHz Arm Cortex-M33 core, up to 2 MB code flash memory with Dual-bank, background and SWAP operation, 8 KB Data flash memory, and 512 KB SRAM with Parity/ECC.

■ Arm? Cortex?-M33 Core ● Armv8-M architecture with the main extension ● Maximum operating frequency: 200 MHz ● Arm Memory Protection Unit (Arm MPU) – Protected Memory System Architecture (PMSAv8) – Secure MPU (MPU_S): 8 regions – Non-secure MPU (MPU_NS): 8 regions ● SysTick timer – Embeds

文件：1.40497 Mbytes 頁(yè)數(shù)：118 Pages

RENESAS

瑞薩

120-MHz 32-bit RX MCU, on-chip double-precision FPU, 707 CoreMark, up to 2-MB flash memory (supporting the dual bank function), 384-KB SRAM, various communications interfaces, including SD host interface, Quad SPI, and CAN, Capacitive touch sensing unit,

■ 32-bit RXv3 CPU core ? Maximum operating frequency: 120 MHz Capable of 707 CoreMark in operation at 120 MHz ? Double-precision 64-bit IEEE-754 floating point ? A collective register bank save function is available. ? Supports the memory protection unit (MPU) ? JTAG and FINE (one-line) debu

文件：2.80649 Mbytes 頁(yè)數(shù)：178 Pages

RENESAS

瑞薩

32-Bit MCU Renesas Advanced (RA) Family Renesas RA6 Series

■ Arm Cortex-M4 Core with Floating Point Unit (FPU) ? Armv7E-M architecture with DSP instruction set ? Maximum operating frequency: 120 MHz ? Support for 4-GB address space ? On-chip debugging system: JTAG, SWD, and ETM ? Boundary scan and Arm Memory Protection Unit (Arm MPU) ■ Memory ? Up

文件：784.55 Kbytes 頁(yè)數(shù)：70 Pages

RENESAS

瑞薩

RZ Arm-based High-end 32 & 64-bit MPUs

■ On-chip 32-bit Arm Cortex-R52 processor ● High-speed realtime control with operating frequency of 200/400/800 MHz ● On-chip Dual/Single 32-bit Arm Cortex-R52 (revision r1p2) ● Tightly coupled memory (TCM) with ECC – CPU0: 512 KB/64 KB – CPU1: No support ● Instruction cache/data cache with

文件：2.03665 Mbytes 頁(yè)數(shù)：127 Pages

RENESAS

瑞薩

Ultra low power 48 MHz Arm? Cortex?-M23 core, up to 128-KB code flash memory, 16-KB SRAM, Capacitive Sensing Unit (CTSU2), 12-bit A/D Converter, Security and Safety features.

Features ■ Arm Cortex-M23 Core ● Armv8-M architecture ● Maximum operating frequency: 48 MHz ● Arm Memory Protection Unit (Arm MPU) with 8 regions ● Debug and Trace: DWT, FPB, CoreSight? MTB-M23 ● CoreSight Debug Port: SW-DP ■ Memory ● Up to 128-KB code flash memory ● 4-KB data flash memor

文件：2.61792 Mbytes 頁(yè)數(shù)：117 Pages

RENESAS

瑞薩

120-MHz 32-bit RX MCU, on-chip FPU, 709 CoreMark, Supportive of 5V power supply, up to 1-MB flash memory, up to 128-KB SRAM, 32-KB data flash memory, various communications interfaces, including CAN FD,12-bit A/D converter

Features ■ 32-bit RXv3 CPU core ? Maximum operating frequency: 120 MHz Capable of 709 CoreMark in operation at 120 MHz ? A collective register bank save function is available. ? Supports the memory protection unit (MPU) ? JTAG and FINE (one-line) debugging interfaces ■ Low-power design and

文件：1.40989 Mbytes 頁(yè)數(shù)：123 Pages

RENESAS

瑞薩

RZ Arm-based High-end 32 & 64-bit MPUs

■ On-chip 32-bit Arm Cortex-R52 processor ● High-speed realtime control with operating frequency of 200/400 MHz ● On-chip Single 32-bit Arm Cortex-R52 (revision r1p2) ● Tightly coupled memory (TCM) with ECC – CPU0: 128 KB/128 KB ● Instruction cache/data cache with ECC – CPU0: 16 KB per cach

文件：1.66833 Mbytes 頁(yè)數(shù)：127 Pages

RENESAS

瑞薩

RZ Arm-based High-end 32 & 64-bit MPUs

200/400 MHz, Arm? Cortex?-R52 on-chip FPU and NEON?, 1.5 MB of on-chip SRAM, Ethernet MAC, EtherCAT, USB 2.0 high-speed, CAN/CANFD, various communications interfaces such as an xSPI and ΔΣ interface, and security functions Features ■ On-chip 32-bit Arm Cortex-R52 processor ● High-speed realti

文件：1.66331 Mbytes 頁(yè)數(shù)：127 Pages

RENESAS

瑞薩