3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility

PRODUCT SUMMARY\nThe QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in the same devices. ■ Total of 225 I/O Pins\n?? - 217 bidirectional input/output pins, PCI-compliant at 5.0V in -1/-2 speed grades\n?? - 4 high-drive input-only pins\n?? - 4 high-drive input/distributed network pins■ Four Low-Skew (less than 0.5ns) Distributed Networks\n?? - Two array networks available to logic cell f;

QuickLogic

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility

[QuickLogic] PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in th

文件：272.83 Kbytes 頁數(shù)：12 Pages

ETCList of Unclassifed Manufacturers

未分類制造商