| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
PLL1706 | 3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.21 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | |
PLL1706 | 3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.83 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | |
PLL1706 | 3.3-V DUAL PLL MULTICLOCK GENERATOR 文件：157.81 Kbytes 頁數(shù)：18 Pages | BURR-BROWN | BURR-BROWN | |
PLL1706 | 8.192MHz 至 36.864MHz、串行控制、3.3V 雙路 PLL 多時(shí)鐘發(fā)生器 The PLL1705 are low cost, phase-locked loop (PLL) multiclock generators. The PLL1705 and PLL1706 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1705 can be controlled by sampling frequency-control pins and those of the PLL1706 can be controlled t ? 27-MHz Master Clock Input\n? SCKO0: 768 fS (fS = 44.1 kHz)\n? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)\n? Zero PPM Error Output Clocks\n? Multiple Sampling Frequencies: \n? 3.3-V Single Power Supply\n? Package: 20-Pin SSOP (150 mil), Lead-Free Product\n? DVD Players\n? Digital HDTV Syst; | TI 德州儀器 | TI | |
3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.83 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
絲印：PLL1706TC；Package：SSOP；3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.21 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/pll1706tc/marking.html">PLL1706TC；Package：SSOP；3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.21 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.83 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.83 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI | ||
3.3-V DUAL PLL MULTICLOCK GENERATOR FEATURES 27-MHz Master Clock Input Generated Audio System Clock: ? SCKO0: 768 fS (fS = 44.1 kHz) ? SCKO1: 384 fS, 768 fS (fS = 44.1 kHz) ? SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) ? SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz) Zero PPM Error Output Clocks Low Clock Jitt 文件：283.83 Kbytes 頁數(shù)：22 Pages | TI 德州儀器 | TI |
技術(shù)參數(shù)
- Number of outputs：
4
- Output frequency (Max) (MHz)：
0.096
- Core supply voltage (V)：
3.3
- Output supply voltage (V)：
3.3
- Input type：
LVCMOS
- Output type：
LVCMOS
- Operating temperature range (C)：
-25 to 85
- Features：
Dual PLL Multi-Clock
- Rating：
Catalog
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
BB/TI |
25+23+ |
SOP-20 |
39860 |
絕對原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | ||
BB/TI |
24+ |
SOP-20 |
35200 |
一級代理分銷/放心采購 |
詢價(jià) | ||
BURR-BROWN |
23+ |
SSOP20 |
360000 |
原廠授權(quán)一級代理,專業(yè)海外優(yōu)勢訂貨,價(jià)格優(yōu)勢、品種 |
詢價(jià) | ||
TI德州儀器 |
22+ |
24000 |
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu) |
詢價(jià) | |||
TI |
187 |
詢價(jià) | |||||
TI |
24+ |
SOP |
2841 |
詢價(jià) | |||
TI |
24+/25+ |
134 |
原裝正品現(xiàn)貨庫存價(jià)優(yōu) |
詢價(jià) | |||
TI |
24+ |
SSOP-20 |
5989 |
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢庫存! |
詢價(jià) | ||
TI |
24+ |
SOP |
5000 |
全現(xiàn)原裝公司現(xiàn)貨 |
詢價(jià) | ||
TI |
1645+ |
? |
6500 |
只做原裝進(jìn)口,假一罰十 |
詢價(jià) |
相關(guān)規(guī)格書
更多- UNE5532
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- XRCGB25M000F3N00R0
- WNS40H100CG
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
- TL074B
- TL074M
- SN65LVDT3486B
- PS9351L
- PS9317L2
- PS9313L2
- PS9309L2
- PS9308L2
- PS9306L2
- PS9305L
- PS9352AL2
- PS9306L
- PS9307L
- PS9303L2
- PS9331L2
- PS9309L
- PS9324L2
- PS9309L
- PS9313L
- PS9351L
相關(guān)庫存
更多- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- WNS40H100C
- WNS40H100CB
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
- TL074A
- TL074-EP
- TL074H
- SN65LVDT3486AD
- PS9307L2
- PS9332L
- PS9313L
- PS9307AL
- PS9351L2
- PS9331L
- PS9303L
- PS9307AL2
- PS9332L2
- PS9305L2
- PS9324L
- PS9308L
- PS9317L
- PS9324L
- PS9306L
- PS9305L
- PS9303L
