TrenchMOS transistor Logic level FET

Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS?1 technology. Product availability: PHD24N03LT in SOT428 (D-PAK). Features ■ TrenchMOS? technology ■ Low on-state resistance ■ Avalanche ruggedness rated ■ Logic level compati

文件：50.88 Kbytes 頁數(shù)：8 Pages

PHI

PHI

N-channel enhancement mode field-effect transistor

Description\nN-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS?1 technology.\nProduct availability: PHD24N03LT in SOT428 (D-PAK). ■ TrenchMOS? technology\n■ Low on-state resistance\n■ Avalanche ruggedness rated\n■ Logic level compatible\n■ Surface mount package.Applications\n■ DC to DC converter\n■ High speed, low resistance switch?;

恩XP

TrenchMOS transistor Logic level FET

Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS?1 technology. Product availability: PHD24N03LT in SOT428 (D-PAK). Features ■ TrenchMOS? technology ■ Low on-state resistance ■ Avalanche ruggedness rated ■ Logic level compati

文件：50.88 Kbytes 頁數(shù)：8 Pages

PHI

PHI

isc N-Channel MOSFET Transistor

FEATURES ·Drain Current -ID= 20A@ TC=25℃ ·Drain Source Voltage -VDSS= 30V(Min) ·Static Drain-Source On-Resistance -RDS(on) = 50mΩ(Max)@VGS= 10V DESCRIPTION ·DC-to-DC Converter ·General Industrial Applications ·Power Motor Control

文件：299.44 Kbytes 頁數(shù)：2 Pages

ISC

無錫固電