絲印：pD；Package：SOT886；Low-power unbuffered inverter

1. General description The 74AUP1GU04 is a single unbuffered inverter. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This dev

文件：281.55 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲印：pD；Package：SOT1115；Low-power unbuffered inverter

1. General description The 74AUP1GU04 is a single unbuffered inverter. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This dev

文件：281.55 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲印：pD；Package：SOT1202；Low-power unbuffered inverter

1. General description The 74AUP1GU04 is a single unbuffered inverter. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This dev

文件：281.55 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲?。?strong>pD；Package：SOT353-1；Low-power unbuffered inverter

1. General description The 74AUP1GU04 is a single unbuffered inverter. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This dev

文件：281.55 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲?。?strong>pD；Package：SOT1226-3；Low-power unbuffered inverter

1. General description The 74AUP1GU04 is a single unbuffered inverter. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This dev

文件：281.55 Kbytes 頁數(shù)：18 Pages

NEXPERIA

安世

絲?。?strong>PD；Package：SOT363-2；Dual unbuffered inverter

1. General description The 74HC2GU04 is a dual unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits ? Wide supply voltage range from 2.0 V to 6.0 V ? CMOS low power dissi

文件：239.25 Kbytes 頁數(shù)：15 Pages

NEXPERIA

安世

絲?。?strong>PD；Package：SSOP5；Free Delay Time Setting CMOS Voltage Detector IC Series

Description ROHM’s BD52□□G/FVE and BD53□□G/FVE series are highly accurate, low current consumption reset IC series with a built-in delay circuit. The lineup was established with tow output types (Nch open drain and CMOS output) and detection voltages range from 2.3V to 6.0V in increments of 0.1V,

文件：400.42 Kbytes 頁數(shù)：16 Pages

ROHM

羅姆

絲?。?strong>PD；Package：SSOP5；Voltage Detector IC Adjustable Output Delay

Silicon Monolithic Integrated Circuit Featues 1. Detection voltage lineup : 2.3 ~ 6.0V 2. High precision detection voltage : +- 1.0.

文件：316.57 Kbytes 頁數(shù)：6 Pages

ROHM

羅姆

絲?。?strong>PD；Package：VSOF5；Free Delay Time Setting CMOS Voltage Detector IC Series

Description ROHM’s BD52□□G/FVE and BD53□□G/FVE series are highly accurate, low current consumption reset IC series with a built-in delay circuit. The lineup was established with tow output types (Nch open drain and CMOS output) and detection voltages range from 2.3V to 6.0V in increments of 0.1V,

文件：400.42 Kbytes 頁數(shù)：16 Pages

ROHM

羅姆

絲?。?strong>PD；Package：VSOF5；Free Delay Time Setting CMOS Voltage Detector IC Series

Description ROHM’s BD52□□G/FVE and BD53□□G/FVE series are highly accurate, low current consumption reset IC series with a built-in delay circuit. The lineup was established with tow output types (Nch open drain and CMOS output) and detection voltages range from 2.3V to 6.0V in increments of 0.1V,

文件：308.66 Kbytes 頁數(shù)：12 Pages

ROHM

羅姆