絲?。?a target="_blank" title="Marking" href="/41a1/marking.html">41A1；Package：TSSOP16；2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-u

文件：383.93 Kbytes 頁數(shù)：45 Pages

恩XP

2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-up)

文件：220.06 Kbytes 頁數(shù)：41 Pages

恩XP

2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-up)

文件：220.06 Kbytes 頁數(shù)：41 Pages

恩XP

絲?。?a target="_blank" title="Marking" href="/41a3/marking.html">41A3；Package：TSSOP16；2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-u

文件：383.93 Kbytes 頁數(shù)：45 Pages

恩XP

絲?。?a target="_blank" title="Marking" href="/41a1/marking.html">41A1；Package：TSSOP16；2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-u

文件：383.93 Kbytes 頁數(shù)：45 Pages

恩XP

2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-up)

文件：220.06 Kbytes 頁數(shù)：41 Pages

恩XP

2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-up)

文件：220.06 Kbytes 頁數(shù)：41 Pages

恩XP

絲?。?a target="_blank" title="Marking" href="/41a3/marking.html">41A3；Package：TSSOP16；2-to-1 I2C-bus master selector with interrupt logic and reset

General description The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-u

文件：383.93 Kbytes 頁數(shù)：45 Pages

恩XP

2-to-1 I2C-bus master selector with interrupt logic and reset

The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dualmaster I2C-bus applications where system operation is required, even when one masterfails or the controller card is removed for maintenance. The two masters (for example,primary and back-up) are located on separate I2 2-to-1 bidirectional master selector\nI2C-bus interface logic; compatible with SMBus standards\nPCA9541A/01 powers up with Channel 0 selected\nPCA9541A/03 powers up with no channel selected and either master can take control of the bus\nActive LOW interrupt input\n2 active LOW interrupt outputs\nAct;

恩XP