絲印：P80C；Package：SOD-323；Thyristor Surge Suppressors (TSS)

Features and Benefits Low voltage overshoot Low on-state voltage Does not degrade surge capability after multiple surge events within limit Fails short circuit when surged in excess of ratings Low Capacitance

文件：3.40002 Mbytes 頁數(shù)：6 Pages

UNSEMI

優(yōu)恩半導(dǎo)體

HIGH-PERFORMANCE CHMOS MICROCONTROLLER

HIGH-PERFORMANCE CHMOS MICROCONTROLLER The 8XC151SA/SB has an MCS 51 microcontroller compatible instructon set. It is available in 40-pin PDIP and 44-lead PLCC compatible with the MCS 51 microcontroller. The 8XC151SA/SB has 256 bytes of on-chip RAM and is available in 8/16 Kbytes of on-chip ROM/O

文件：297.83 Kbytes 頁數(shù)：33 Pages

INTEL

英特爾

UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER

UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER The 80C152, which is based on the MCSé-51 CPU, is a highly integrated single-chip 8-bit microcontroller designed for cost-sensitive, high-speed, serial communications. It is well suited for implementing Integrated Services Digital Networks

文件：262.71 Kbytes 頁數(shù)：17 Pages

INTEL

英特爾

UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER

UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER The 80C152, which is based on the MCSé-51 CPU, is a highly integrated single-chip 8-bit microcontroller designed for cost-sensitive, high-speed, serial communications. It is well suited for implementing Integrated Services Digital Networks

文件：262.71 Kbytes 頁數(shù)：17 Pages

INTEL

英特爾

UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER

UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER The 80C152, which is based on the MCSé-51 CPU, is a highly integrated single-chip 8-bit microcontroller designed for cost-sensitive, high-speed, serial communications. It is well suited for implementing Integrated Services Digital Networks

文件：262.71 Kbytes 頁數(shù)：17 Pages

INTEL

英特爾

HIGH-PERFORMANCE CHMOS MICROCONTROLLER

■ Real-time and Programmed Wait State Bus Operation ■ Binary-code Compatible with MCS? 51 ■ Pin Compatible with 44-pin PLCC and 40-pin PDIP MCS 51 Sockets ■ Register-based MCS? 251 Architecture — 40-byte Register File — Registers Accessible as Bytes, Words, or Double Words ■ Enriched M

文件：428.96 Kbytes 頁數(shù)：36 Pages

INTEL

英特爾

HIGH-PERFORMANCE CHMOS MICROCONTROLLER

■ Real-time and Programmed Wait State Bus Operation ■ Binary-code Compatible with MCS? 51 ■ Pin Compatible with 44-pin PLCC and 40-pin PDIP MCS 51 Sockets ■ Register-based MCS? 251 Architecture — 40-byte Register File — Registers Accessible as Bytes, Words, or Double Words ■ Enriched M

文件：428.96 Kbytes 頁數(shù)：36 Pages

INTEL

英特爾

HIGH-PERFORMANCE CHMOS MICROCONTROLLER

■ Real-time and Programmed Wait State Bus Operation ■ Binary-code Compatible with MCS? 51 ■ Pin Compatible with 44-pin PLCC and 40-pin PDIP MCS 51 Sockets ■ Register-based MCS? 251 Architecture — 40-byte Register File — Registers Accessible as Bytes, Words, or Double Words ■ Enriched M

文件：428.96 Kbytes 頁數(shù)：36 Pages

INTEL

英特爾

HIGH-PERFORMANCE CHMOS MICROCONTROLLER

■ Real-time and Programmed Wait State Bus Operation ■ Binary-code Compatible with MCS? 51 ■ Pin Compatible with 44-pin PLCC and 40-pin PDIP MCS 51 Sockets ■ Register-based MCS? 251 Architecture — 40-byte Register File — Registers Accessible as Bytes, Words, or Double Words ■ Enriched M

文件：428.96 Kbytes 頁數(shù)：36 Pages

INTEL

英特爾

TQHIGH-PERFORMANCE CHMOS MICROCONTROLLER

INTRODUCTION A member of the Intel family of 8-bit MCS 251 microcontrollers, the 8xC251TA/TB/TP/TQ is binary-code compatible with MCS 51 microcontrollers and pin compatible with 40-pin PDIP and 44-pin PLCC MCS 51 microcontrollers. ■ Real-time and Programmed Wait State Bus Operation ■ Binary-cod

文件：819.48 Kbytes 頁數(shù)：36 Pages

INTEL

英特爾