P3041 QorIQ Communications Processor

文件：331.84 Kbytes 頁(yè)數(shù)：31 Pages

恩XP

QorIQ P-Series

恩XP QorIQ? P3041 processor is an optimized quad-core device that leverages architectural features pioneered in the P4 platform. Built on Power Architecture? technology, the P3041 fits into many of the same applications as the P4 platform processors, yet is designed to offer a more power- and cost-ef

Teledyne e2v

Integrated access routers, Enterprise switching, Security gateways

The P3041 QorIQ integrated processor utilizes four processor cores built on Power Architecture? technology. The cores include high-performance data path acceleration logic and network and peripheral bus interfaces required for networking, telecom/datacom, wireless infrastructure, and aerospace app

文件：774.03 Kbytes 頁(yè)數(shù)：9 Pages

FREESCALEFreescale Semiconductor, Inc

飛思卡爾飛思卡爾半導(dǎo)體

P3041 Development System

文件：397.63 Kbytes 頁(yè)數(shù)：2 Pages

FREESCALEFreescale Semiconductor, Inc

飛思卡爾飛思卡爾半導(dǎo)體

P3041 QorIQ Communications Processor

文件：331.84 Kbytes 頁(yè)數(shù)：31 Pages

恩XP

P3041 QorIQ Communications Processor

文件：331.84 Kbytes 頁(yè)數(shù)：31 Pages

恩XP

P3041 0-105C Encrypted 1333MHz r1.1

The QorIQ? P3041 processor is an optimized quad-core device that leverages architectural features pioneered in the P4 platform. Built on Power Architecture? technology, the P3041 fits into many of the same applications as the P4 platform processors, yet is designed to offer a more power- and cost-ef Core Complex? Four high-performance e500mc cores up to 1.5 GHz\n? Three level cache-hierarchy: 32 KB I/D L1, 128 KB private L2 per core, 1 MB shared CorNet platform cache;

恩XP

P3041 Qual std temp w/ SEC 1500 rev 1.1

The QorIQ? P3041 processor is an optimized quad-core device that leverages architectural features pioneered in the P4 platform. Built on Power Architecture? technology, the P3041 fits into many of the same applications as the P4 platform processors, yet is designed to offer a more power- and cost-ef Core Complex? Four high-performance e500mc cores up to 1.5 GHz\n? Three level cache-hierarchy: 32 KB I/D L1, 128 KB private L2 per core, 1 MB shared CorNet platform cache;

恩XP