80 mA CMOS Low Iq Voltage Regulator in an SC70-5

文件：60.67 Kbytes 頁數(shù)：10 Pages

ONSEMI

安森美半導(dǎo)體

AC-DC Offline Switching Controllers/Regulators

文件：3.80862 Mbytes 頁數(shù)：4 Pages

ONSEMI

安森美半導(dǎo)體

Linear Voltage Regulator, CMOS, Low Iq, 80 mA

The NCP512 fixed output Low Dropout (LDO) Linear Voltage Regulator is designed for handheld communication equipment and portable battery powered applications which require low quiescent. The NCP512 features an ultra-low quiescent current of 40 μA. Each device contains a voltage reference unit, an er ? Low Quiescent Current of 40 μA Typical\n? Low Dropout Voltage of 250 mV at 80 mA\n? Low Output Voltage Option\n? Output Voltage Accuracy of 2.0%\n? Industrial Temperature Range of –40°C to 85°C;

ONSEMI

安森美半導(dǎo)體

Linear Voltage Regulator 3A for DDR1, DDR2, DDR3, LPDDR3, DDR4 VTT Termination

The NCP/NCV51200 is a source/sink Double Data Rate (DDR) termination regulator specifically designed for low input voltage and low?noise systems where space is a key consideration. The NCP/NCV51200 maintains a fast transient response and only requires a minimum output capacitance of 20 F. The

文件：326.66 Kbytes 頁數(shù)：11 Pages

ONSEMI

安森美半導(dǎo)體

Linear Voltage Regulator 3A for DDR1, DDR2, DDR3, LPDDR3, DDR4 VTT Termination

The NCP/NCV51200 is a source/sink Double Data Rate (DDR) termination regulator specifically designed for low input voltage and low?noise systems where space is a key consideration. The NCP/NCV51200 maintains a fast transient response and only requires a minimum output capacitance of 20 F. The

文件：326.66 Kbytes 頁數(shù)：11 Pages

ONSEMI

安森美半導(dǎo)體

絲?。?a target="_blank" title="Marking" href="/51200a/marking.html">51200A；Package：DFN10；Linear Voltage Regulator 3A for DDR1, DDR2, DDR3, LPDDR3, DDR4 VTT Termination

The NCP/NCV51200 is a source/sink Double Data Rate (DDR) termination regulator specifically designed for low input voltage and low?noise systems where space is a key consideration. The NCP/NCV51200 maintains a fast transient response and only requires a minimum output capacitance of 20 F. The

文件：326.66 Kbytes 頁數(shù)：11 Pages

ONSEMI

安森美半導(dǎo)體

絲印：51200；Package：DFN10；Linear Voltage Regulator 3A for DDR1, DDR2, DDR3, LPDDR3, DDR4 VTT Termination

The NCP/NCV51200 is a source/sink Double Data Rate (DDR) termination regulator specifically designed for low input voltage and low?noise systems where space is a key consideration. The NCP/NCV51200 maintains a fast transient response and only requires a minimum output capacitance of 20 F. The

文件：326.66 Kbytes 頁數(shù)：11 Pages

ONSEMI

安森美半導(dǎo)體

CMOS Low Iq Voltage Regulator

文件：142.61 Kbytes 頁數(shù)：9 Pages

ONSEMI

安森美半導(dǎo)體

Termination Regulator

文件：152.59 Kbytes 頁數(shù)：8 Pages

ONSEMI

安森美半導(dǎo)體

Termination Regulator

文件：143.29 Kbytes 頁數(shù)：7 Pages

ONSEMI

安森美半導(dǎo)體