PowerQUICC, 32 Bit Power Architecture SoC, 66MHz, CPM, ENET, ATM, HDLC, PCMCIA, -40 to 95C

The MPC860 PowerQUICC? offers an integrated processor and peripheral solution that can be used in a variety of communications and networking controller applications.\nDelivers higher performance in all areas of device operation including flexibility, extensions in capability, and integration\nProvid Embedded MPC8xx Core with 88 MIPS at 66 MHz (using Dhrystone 2.1); MPC860P - 106 MIPS at 80 MHz for the MPC860P\n? 4Kb Instruction Cache; MPC860P - 16Kb Instruction Cache\n? 4Kb Data Cache; MPC860P - 8Kb Data Cache\n? 8Kb Dual Port RAM\n? Instruction and Data MMUs\n? Up to 32-Bit Data Bus (Dynamic B;

恩XP

PowerQUICC, 32 Bit Power Architecture SoC, 50MHz, CPM, ENET, ATM, HDLC, PCMCIA, -40 to 95C

The MPC860 PowerQUICC? offers an integrated processor and peripheral solution that can be used in a variety of communications and networking controller applications.\nDelivers higher performance in all areas of device operation including flexibility, extensions in capability, and integration\nProvid Embedded MPC8xx Core with 88 MIPS at 66 MHz (using Dhrystone 2.1); MPC860P - 106 MIPS at 80 MHz for the MPC860P\n? 4Kb Data Cache; MPC860P - 8Kb Data Cache\n? Instruction and Data MMUs\n? 32 Address Lines\n? Memory Controller (Eight Banks)\n? System Integration Unit (SIU)\n? Communications Processor;

恩XP

PowerQUICC, 32 Bit Power Architecture SoC, 66MHz, CPM, ENET, ATM, HDLC, PCMCIA, -40 to 95C

The MPC860 PowerQUICC? offers an integrated processor and peripheral solution that can be used in a variety of communications and networking controller applications.\nDelivers higher performance in all areas of device operation including flexibility, extensions in capability, and integration\nProvid Embedded MPC8xx Core with 88 MIPS at 66 MHz (using Dhrystone 2.1); MPC860P - 106 MIPS at 80 MHz for the MPC860P\n? 4Kb Instruction Cache; MPC860P - 16Kb Instruction Cache\n? 4Kb Data Cache; MPC860P - 8Kb Data Cache\n? 8Kb Dual Port RAM\n? Instruction and Data MMUs\n? Up to 32-Bit Data Bus (Dynamic B;

恩XP