Integrated Processor Hardware Specifications

文件：2.19934 Mbytes 頁(yè)數(shù)：108 Pages

FREESCALEFreescale Semiconductor, Inc

飛思卡爾飛思卡爾半導(dǎo)體

PQ37 8560-Ext Tmp r2.1

The PowerQUICC? III is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications, excelling particularly in communications and networking products. Our PowerQUICC III processor family is the next generation of integrated commun Embedded e500 compatible core available from 600 MHz up to 1 GHz ? 32-bit, dual-issue, superscalar, seven-stage pipeline\n? 1850 MIPS at 800 MHz (est. Dhrystone 2.1)\n? 32 KB L1 data and 32 KB L1 instruction cache with line locking support\n? 256 KB on-chip L2 cache with direct mapped capability\n? ;

恩XP

PQ37 8540-Pb r2.1

The PowerQUICC? III is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications, excelling particularly in communications and networking products. Our PowerQUICC III processor family is the next generation of integrated commun Embedded e500 compatible core available from 600 MHz up to 1 GHz ? 32-bit, dual-issue, superscalar, seven-stage pipeline\n? 1850 MIPS at 800 MHz (est. Dhrystone 2.1)\n? 32 KB L1 data and 32 KB L1 instruction cache with line locking support\n? 256 KB on-chip L2 cache with direct mapped capability\n? ;

恩XP

PQ37 8540-Pb r2.1

The PowerQUICC? III is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications, excelling particularly in communications and networking products. Our PowerQUICC III processor family is the next generation of integrated commun Embedded e500 compatible core available from 600 MHz up to 1 GHz ? 32-bit, dual-issue, superscalar, seven-stage pipeline\n? 1850 MIPS at 800 MHz (est. Dhrystone 2.1)\n? 32 KB L1 data and 32 KB L1 instruction cache with line locking support\n? 256 KB on-chip L2 cache with direct mapped capability\n? ;

恩XP