200/220 MHz Cortex-M7 based MCU for Real-time, high performance connected control

文件：1.24422 Mbytes 頁數(shù)：71 Pages

恩XP

240 MHz Cortex-M7 based MCU for Real-time, high performance connected control

文件：801.25 Kbytes 頁數(shù)：73 Pages

恩XP

240 MHz Cortex-M7 based MCU for Real-time, high performance connected control

文件：801.25 Kbytes 頁數(shù)：73 Pages

恩XP

240 MHz Cortex-M7 based MCU for Real-time, high performance connected control

文件：801.25 Kbytes 頁數(shù)：73 Pages

恩XP

240 MHz Cortex-M7 based MCU for Real-time, high performance connected control

文件：801.25 Kbytes 頁數(shù)：73 Pages

恩XP

200/220 MHz Cortex-M7 based MCU for Real-time, high performance connected control

文件：1.24422 Mbytes 頁數(shù)：71 Pages

恩XP

200/220 MHz Cortex-M7 based MCU for Real-time, high performance connected control

文件：1.24422 Mbytes 頁數(shù)：71 Pages

恩XP

MOS FET

文件：28.09 Kbytes 頁數(shù)：1 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

Kinetis KV1x-75 MHz，入門級3相FOC / 無傳感器電機控制微控制器(MCU)，基于ARM? Cortex?-M0+內(nèi)核

Kinetis? KV1x MCU系列是V系列的入門級產(chǎn)品。該系列產(chǎn)品采用工作頻率為75 MHz的ARM? Cortex?-M0+內(nèi)核，具備硬件平方根和除法功能，與同等MCU相比，在計算密集型應(yīng)用中能實現(xiàn)27%的性能提升，因此極為適合BLDC以及對計算性能要求更高的PMSM電機。其他特性包括集成式FlexCAN，兩個16位模數(shù)轉(zhuǎn)換器(ADC)，12位模式下每秒高達120萬的采樣率(1.2 MS/s)，配備多個電機控制定時器，高達128 KB的閃存，以及包含恩XP和第三方資源的全面開發(fā)套件，包括參考設(shè)計、軟件庫和電機配置工具。 75 MHz Cortex-M0+內(nèi)核，帶硬件平方根和除法模塊 - 能夠顯著提升計算密集型應(yīng)用的性能，例如，無傳感器磁場定向控制(FOC)算法的處理\n4通道DMA - 降低CPU負載，提高應(yīng)用性能\n兩個16位ADC，配有兩個捕捉和保持電路，12位模式下高達1.2 MS/s的采樣率 —- 可同時測量電流和電壓相位，減少輸入值抖動，提高12位模式下的系統(tǒng)精度\n兩個6通道和4個雙通道可編程FlexTimer — 高精度PWM生成，帶集成功率因數(shù)校正或速度傳感器解碼器(增量解碼器/霍爾傳感器)\n12位DAC和兩個ACPM (模擬比較器) — 過流和過壓故障檢測，降低BOM成本。ADC和ACMP;

恩XP

Kinetis KV1x-75 MHz，入門級3相FOC / 無傳感器電機控制微控制器(MCU)，基于ARM? Cortex?-M0+內(nèi)核

The Kinetis? KV1x MCU family is the entry point of the V series. Built upon the Arm? Cortex?-M0+ core running at 75 MHz with hardware square root and divide capability, it delivers a 27% increase in performance in math-intensive applications versus comparable MCUs, allowing it to target BLDC as ? 75 MHz Cortex-M0+ core with hardware square root and divide block— improves performance in math-intensive applications (e.g., processing of sensorless field-oriented control (FOC) algorithms)\n? 4-channel DMA — reduced CPU loading for improved application performance\n? 2x 16-bit ADCs with two cap;

恩XP